A compiler for lowering quantized ML models to AMD AI Engine (AIE) firmware.
☆20Jul 31, 2026Updated this week
Alternatives and similar repositories for aie4ml
Users that are interested in aie4ml are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆72Aug 1, 2025Updated last year
- [FCCM 2026] Official repository for LUT-LLM: Efficient Language Model Inference with Memory-based Computation on FPGAs☆42Apr 12, 2026Updated 3 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆176Mar 12, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Apr 15, 2025Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆65Mar 8, 2026Updated 4 months ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- High Granularity Quantization v2 [FPGA'26] [FCCM'26, best paper]☆27Jul 16, 2026Updated 3 weeks ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆27May 18, 2025Updated last year
- Top-level repository of ACT Ecosystem☆28Jun 8, 2026Updated last month
- Generates intermediate tensor outputs for tflite☆15Apr 12, 2019Updated 7 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Legacy High Granularity Quantizarion 1 - Please use HGQ2 instead (https://github.com/calad0i/HGQ)☆40Mar 13, 2026Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆38Mar 12, 2026Updated 4 months ago
- Distributed arithmetic optimization for quantized nn on FPGAs☆24Apr 15, 2026Updated 3 months ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆32Nov 8, 2025Updated 8 months ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆34Jan 15, 2026Updated 6 months ago
- TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]☆33Mar 11, 2026Updated 4 months ago
- A close-to-metal Python API for programming AMD Ryzen™ AI NPUs (AI Engines), built on an open-source MLIR-based compiler toolchain.☆673Updated this week
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆30Jun 17, 2026Updated last month
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- ☆63Mar 24, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Fork of LLVM to support AMD AIEngine processors☆204Updated this week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 3 years ago
- ☆47Updated this week
- ☆41Jul 1, 2026Updated last month
- A fast, accurate trace-based simulator for High-Level Synthesis.☆77Dec 19, 2025Updated 7 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- OpenWrt-6.x for JDC AX1800 Pro | 京东云无线宝亚瑟 AX1800 Pro☆14Jul 29, 2024Updated 2 years ago
- FPGA version of Rodinia in HLS C/C++☆44Dec 24, 2020Updated 5 years ago
- [DATE'25, ICCAD'25] An embedded FPGA-based LLM accelerator capable of supporting Llama2-7B☆179Jul 30, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆21Updated this week
- Agile Hardware Design Course☆15Nov 17, 2025Updated 8 months ago
- DFVG: A Heterogeneous Architecture for Speculative Decoding with Draft-on-FPGA and Verify-on-GPU.☆26Nov 26, 2025Updated 8 months ago
- MLIR-in as a compiler stack for ucb-bar☆18Updated this week
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 3 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆23Oct 31, 2024Updated last year
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated 3 weeks ago