☆45Jul 14, 2026Updated last week
Alternatives and similar repositories for Triton-XDNA
Users that are interested in Triton-XDNA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Close-to-metal programming for AMD NPUs☆124Jul 13, 2026Updated last week
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- Reconfigurable Stream Network Architecture☆18May 8, 2025Updated last year
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆667Updated this week
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆63Mar 8, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Flm Companion is a lightweight Windows desktop app that simplifies managing your local FastFlowLM CLI server. It offers an intuitive inte…☆22Updated this week
- ☆141Updated this week
- ☆25Jun 14, 2026Updated last month
- An open source branch of AIE API☆19Jun 12, 2026Updated last month
- ASTER 💫 : Assembly Tooling and Representations☆32Jul 1, 2026Updated 2 weeks ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆32Nov 8, 2025Updated 8 months ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆34Nov 12, 2024Updated last year
- llama.cpp fork with AMD XDNA2 NPU backend for Ryzen AI MAX (npu5/XDNA2) — matrix multiply offload via XRT☆18Apr 1, 2026Updated 3 months ago
- ☆13Apr 15, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- IREE plugin repository for the AMD AIE accelerator☆130Jun 29, 2026Updated 3 weeks ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Fork of LLVM to support AMD AIEngine processors☆204Updated this week
- 🐉 Revolutionary NPU framework for Linux | 24,988 FPS face recognition | AMD XDNA support | World's first complete NPU stack☆43Aug 7, 2025Updated 11 months ago
- Shared Middle-Layer for Triton Compilation☆25Updated this week
- [FCCM 2025] Code Samples for InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs☆15Mar 26, 2025Updated last year
- ☆17Updated this week
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆174Mar 12, 2026Updated 4 months ago
- The Riallto Open Source Project from AMD☆86Apr 10, 2025Updated last year
- Run LLMs on AMD Ryzen™ AI NPUs in minutes. Just like Ollama - but purpose-built and deeply optimized for the AMD NPUs.☆1,631Updated this week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆34Jan 15, 2026Updated 6 months ago
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆17Mar 13, 2023Updated 3 years ago
- The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.☆118Mar 4, 2026Updated 4 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆37Mar 12, 2026Updated 4 months ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆20Nov 20, 2025Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A compiler for lowering quantized ML models to AMD AI Engine (AIE) firmware.☆20Updated this week
- [MLSys 2026] AccelOpt: Self-improving Agents for AI Accelerator Kernel Optimization☆57Jun 18, 2026Updated last month
- AMD RAD's multi-GPU Triton-based framework for seamless multi-GPU programming☆193Updated this week
- IntelliKit is a collection of intelligent tools designed to make GPU kernel development, profiling, and validation accessible to LLMs and…☆25Updated this week
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆14Jul 16, 2024Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆27May 18, 2025Updated last year
- Vitis_Accel_Examples☆603Jun 15, 2026Updated last month