TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]
☆31Mar 11, 2026Updated 4 months ago
Alternatives and similar repositories for TeLLMe_FPGA_2026
Users that are interested in TeLLMe_FPGA_2026 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆41Aug 9, 2025Updated 11 months ago
- DFVG: A Heterogeneous Architecture for Speculative Decoding with Draft-on-FPGA and Verify-on-GPU.☆25Nov 26, 2025Updated 7 months ago
- [DATE'25, ICCAD'25] An embedded FPGA-based LLM accelerator capable of supporting Llama2-7B☆169May 1, 2026Updated 2 months ago
- KV260 integration lane for PCCX™ v002 LLM IP-core bring-up, validation, and board/runtime evidence.☆16Jun 3, 2026Updated last month
- ☆27Jan 22, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆25Apr 13, 2025Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆19Jul 9, 2024Updated 2 years ago
- Artifact for Oaken: Fast and Efficient LLM Serving with Online-Offline Hybrid KV Cache Quantization☆17May 9, 2025Updated last year
- A compiler for lowering quantized ML models to AMD AI Engine (AIE) firmware.☆20Updated this week
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆99Oct 2, 2021Updated 4 years ago
- Training with Block Minifloat number representation☆18May 2, 2021Updated 5 years ago
- ☆74Feb 16, 2023Updated 3 years ago
- [HPCA 2026 Best Paper Candidate] Official implementation of "Focus: A Streaming Concentration Architecture for Efficient Vision-Language …☆58Feb 8, 2026Updated 5 months ago
- ☆32Mar 31, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Code for Edge Learning Using a Fully Integrated Neuro-Inspired Memristor Chip☆17Jul 16, 2023Updated 3 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆37Aug 28, 2025Updated 10 months ago
- [FCCM 2026] Official repository for LUT-LLM: Efficient Language Model Inference with Memory-based Computation on FPGAs☆40Apr 12, 2026Updated 3 months ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆22May 6, 2024Updated 2 years ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆141May 10, 2024Updated 2 years ago
- ☆38Aug 27, 2025Updated 10 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆26Mar 29, 2025Updated last year
- A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks☆26Aug 25, 2021Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆26May 30, 2025Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 10 months ago
- ☆25Mar 8, 2026Updated 4 months ago
- ☆27Sep 3, 2020Updated 5 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆24Apr 4, 2024Updated 2 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- ☆35Dec 22, 2025Updated 6 months ago
- a Computing In Memory emULATOR framework☆16May 19, 2024Updated 2 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33May 30, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- [ICML 2025 Oral] Mixture of Lookup Experts☆78Dec 3, 2025Updated 7 months ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆133Jun 27, 2023Updated 3 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- Home page for Microsoft Phi-Ground tech-report☆22Sep 8, 2025Updated 10 months ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated 2 years ago
- ☆16Mar 18, 2025Updated last year