defparam / higan-verilog
This is a higan/Verilator co-simulation example/framework
☆49Updated 6 years ago
Alternatives and similar repositories for higan-verilog:
Users that are interested in higan-verilog are comparing it to the libraries listed below
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- RISC-V user-mode emulator that runs DooM☆50Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆32Updated 10 months ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- Implementation of a circular queue in hardware using verilog.☆16Updated 5 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 3 months ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated 2 weeks ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 6 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆16Updated 4 years ago
- LatticeMico32 soft processor☆104Updated 10 years ago
- The Original Nintendo Gameboy in Verilog☆54Updated 10 years ago
- The PS-FPGA project (top level)☆23Updated 3 years ago
- Toy RISC-V emulator☆15Updated 7 years ago
- ☆51Updated 7 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- Simulation VCD waveform viewer, using old Motif UI☆26Updated last year
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆32Updated 14 years ago
- ☆20Updated 3 years ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆21Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 3 years ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆42Updated 2 years ago
- A simple GPU on a TinyFPGA BX☆82Updated 6 years ago