This is a higan/Verilator co-simulation example/framework
☆50Apr 17, 2018Updated 8 years ago
Alternatives and similar repositories for higan-verilog
Users that are interested in higan-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- Virtual Light Machine (1995) by Jeff Minter☆16Apr 11, 2026Updated 2 months ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- ☆16Mar 18, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 4 months ago
- Composable high-level instrumentation for C libraries' malloc and friends☆20Jun 27, 2026Updated last week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆37Apr 9, 2026Updated 3 months ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated 2 years ago
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆10Apr 8, 2021Updated 5 years ago
- Nes to Super Nes recompiler. 6502 to 65C816☆38Jun 20, 2025Updated last year
- GUI for SymbiYosys☆17Oct 13, 2025Updated 8 months ago
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- UNMAINTAINED. Relays messages between a Steam chat room and an IRC channel☆28Oct 11, 2017Updated 8 years ago
- A bootloader for the SNES console☆57Nov 3, 2016Updated 9 years ago
- A collection of slides of the SMT course I held at University of Milan in fall 2011☆10Mar 14, 2015Updated 11 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 5 years ago
- Emulator for GameBoy written in Rust.☆10Nov 27, 2019Updated 6 years ago
- A GameBoy assembly game☆17Nov 7, 2015Updated 10 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- ARM11 Kernel from ninjhax☆27Apr 11, 2015Updated 11 years ago
- RISCV lock-step checker based on Spike☆15Mar 6, 2026Updated 4 months ago
- RTLMeter benchmark suite☆31Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple error lookup for Win32 and NTSTATUS errors☆20Nov 25, 2018Updated 7 years ago
- VHDL clone of YM2608 (OPNA) sound chip☆25Mar 4, 2019Updated 7 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- ☆12May 15, 2022Updated 4 years ago
- An implementation of 5-stages RISC-V CPU☆12Jul 22, 2022Updated 3 years ago
- Configurable RISC-V Processor☆20Jun 14, 2026Updated 3 weeks ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago