defparam / higan-verilogView external linksLinks
This is a higan/Verilator co-simulation example/framework
☆51Apr 17, 2018Updated 7 years ago
Alternatives and similar repositories for higan-verilog
Users that are interested in higan-verilog are comparing it to the libraries listed below
Sorting:
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- ☆10Apr 8, 2021Updated 4 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Yet another implementation of TI C6x DSP simulator☆12Jan 16, 2014Updated 12 years ago
- RTLMeter benchmark suite☆29Jan 25, 2026Updated 2 weeks ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- Composable high-level instrumentation for C libraries' malloc and friends☆18Nov 15, 2025Updated 2 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- A simple armv4 emulator with embedded freertos and linux operating system support, Demo:☆13Sep 12, 2021Updated 4 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Simple VM-based scripting language☆13Feb 25, 2020Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- PonyTown Client For Windows☆12Sep 19, 2016Updated 9 years ago
- Simple error lookup for Win32 and NTSTATUS errors☆20Nov 25, 2018Updated 7 years ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 2 years ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated last year
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆22Jan 27, 2023Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Nes to Super Nes recompiler. 6502 to 65C816☆38Jun 20, 2025Updated 7 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆20Dec 14, 2022Updated 3 years ago
- Convert C files into Verilog☆20Jan 27, 2019Updated 7 years ago
- Verilog implementation of pipelined cpu☆12Feb 8, 2021Updated 5 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 3 weeks ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63May 28, 2024Updated last year
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 4 years ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated 2 weeks ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆45Feb 3, 2026Updated last week
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Feb 27, 2024Updated last year
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 5 years ago
- BAG framework☆41Jul 24, 2024Updated last year