defparam / higan-verilog
This is a higan/Verilator co-simulation example/framework
☆49Updated 6 years ago
Alternatives and similar repositories for higan-verilog:
Users that are interested in higan-verilog are comparing it to the libraries listed below
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Implementation of a circular queue in hardware using verilog.☆16Updated 5 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆23Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 2 months ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆44Updated last month
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 5 years ago
- Enigma in FPGA☆28Updated 5 years ago
- PS2 interface☆17Updated 7 years ago
- Simulation VCD waveform viewer, using old Motif UI☆26Updated last year
- SoftCPU/SoC engine-V☆54Updated last year
- OpenGL-like graphics pipeline on a Xilinx FPGA☆31Updated 14 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆31Updated 9 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- LatticeMico32 soft processor☆104Updated 10 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 8 years ago
- ☆51Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- A collection of little open source FPGA hobby projects☆48Updated 5 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- The PS-FPGA project (top level)☆23Updated 3 years ago
- Waveform Generator☆11Updated 2 years ago
- Toy RISC-V emulator☆14Updated 7 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆42Updated 10 years ago
- A bit-serial CPU☆18Updated 5 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago