defparam / higan-verilogLinks
This is a higan/Verilator co-simulation example/framework
☆50Updated 7 years ago
Alternatives and similar repositories for higan-verilog
Users that are interested in higan-verilog are comparing it to the libraries listed below
Sorting:
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Implementation of a circular queue in hardware using verilog.☆17Updated 6 years ago
- Exploring gate level simulation☆58Updated 2 months ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 4 months ago
- A SoC for DOOM☆17Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- IRSIM switch-level simulator for digital circuits☆34Updated 2 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated 3 weeks ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Updated 6 years ago
- Amber ARM-compatible core☆13Updated 10 years ago
- The Original Nintendo Gameboy in Verilog☆58Updated 10 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆33Updated 14 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- RISC-V processor☆31Updated 3 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 8 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆47Updated last month
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆44Updated 5 months ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆42Updated 10 years ago
- A bit-serial CPU☆19Updated 5 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago