This is a higan/Verilator co-simulation example/framework
☆50Apr 17, 2018Updated 8 years ago
Alternatives and similar repositories for higan-verilog
Users that are interested in higan-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- Virtual Light Machine (1995) by Jeff Minter☆16Apr 11, 2026Updated 3 weeks ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Project Peppercorn GateMate Test Cases☆16Feb 25, 2026Updated 2 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆36Apr 9, 2026Updated last month
- Composable high-level instrumentation for C libraries' malloc and friends☆19Nov 15, 2025Updated 5 months ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated last year
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆10Apr 8, 2021Updated 5 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 6 months ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- A collection of slides of the SMT course I held at University of Milan in fall 2011☆10Mar 14, 2015Updated 11 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 5 years ago
- A simple armv4 emulator with embedded freertos and linux operating system support, Demo:☆13Sep 12, 2021Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- ☆13Apr 29, 2026Updated last week
- RTLMeter benchmark suite☆31Updated this week
- Simple error lookup for Win32 and NTSTATUS errors☆20Nov 25, 2018Updated 7 years ago
- Simple VM-based scripting language☆13Feb 25, 2020Updated 6 years ago
- VHDL clone of YM2608 (OPNA) sound chip☆25Mar 4, 2019Updated 7 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- ☆12May 15, 2022Updated 3 years ago
- An implementation of 5-stages RISC-V CPU☆12Jul 22, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆10May 20, 2022Updated 3 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- A classic 5-stage rv32i(incomplete) toy implementation based on powerful SpinalHDL☆10Jul 5, 2021Updated 4 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Apr 8, 2026Updated last month
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆19Dec 14, 2022Updated 3 years ago