swetland / gatewareLinks
A collection of little open source FPGA hobby projects
☆50Updated 6 years ago
Alternatives and similar repositories for gateware
Users that are interested in gateware are comparing it to the libraries listed below
Sorting:
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- Experiments with Yosys cxxrtl backend☆50Updated last year
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Hot Reconfiguration Technology demo☆42Updated 3 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 11 months ago
- ☆25Updated 7 years ago
- Exploring gate level simulation☆58Updated 9 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- 妖刀夢渡☆63Updated 6 years ago
- ☆61Updated 2 years ago
- ☆63Updated 5 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71Updated 2 years ago
- Homebrew formulae for building FPGA bitstreams with open-source tools.☆58Updated 4 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆72Updated 2 weeks ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- Small footprint and configurable video cores (Deprecated)☆73Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆43Updated 6 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated last month
- Bootloader for Fomu☆104Updated 3 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆35Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 4 years ago
- IP submodules, formatted for easier CI integration☆31Updated 4 months ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- understanding the tinyfpga bootloader☆25Updated 7 years ago