geky / gbLinks
The Original Nintendo Gameboy in Verilog
☆58Updated 10 years ago
Alternatives and similar repositories for gb
Users that are interested in gb are comparing it to the libraries listed below
Sorting:
- Implementation Nintendo's GameBoy console on an FPGA☆97Updated 8 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 8 years ago
- This is a higan/Verilator co-simulation example/framework☆50Updated 7 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated last week
- ☆28Updated 9 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- Compact FPGA game console☆163Updated last year
- A simple GPU on a TinyFPGA BX☆81Updated 6 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated 3 weeks ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆42Updated 10 years ago
- Full gameboy and gameboy color Verilog Implenentation☆22Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 4 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- ☆67Updated 2 years ago
- NES in Verilog☆197Updated 4 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 8 years ago
- A reimplementation of a tiny stack CPU☆83Updated last year
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- Verilog VGA font generator 8 by 16 pixels☆15Updated 3 years ago
- Tools for FPGA development.☆45Updated this week
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆56Updated last year