Alternatives and similar repositories for gb

Users that are interested in gb are comparing it to the libraries listed below

• brianbennett / fpga_nes
  FPGA-based Nintendo Entertainment System Emulator
  ☆269Updated 2 years ago
• strigeus / fpganes
  NES in Verilog
  ☆201Updated 5 months ago
• trun / fpgaboy
  Implementation Nintendo's GameBoy console on an FPGA
  ☆99Updated 9 years ago
• dan-rodrigues / icestation-32
  Compact FPGA game console
  ☆166Updated 2 years ago
• Wren6991 / Hazard5
  5-stage RISC-V CPU, originally developed for RISCBoy
  ☆35Updated 2 years ago
• matt-kimball / toygpu
  A simple GPU on a TinyFPGA BX
  ☆81Updated 7 years ago
• mrisc32 / mc1
  A computer (FPGA SoC) based on the MRISC32-A1 CPU
  ☆55Updated 2 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆61Updated 5 years ago
• archlabo / Frix
  IBM PC Compatible SoC for a commercially available FPGA board
  ☆73Updated 9 years ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆107Updated 11 years ago
• alangarf / apple-one
  An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
  ☆149Updated 4 months ago
• whitequark / Boneless-CPU
  Resource-efficient 16-bit CPU architecture for FPGA control plane
  ☆96Updated 11 months ago
• SteffenReith / J1Sc
  A reimplementation of a tiny stack CPU
  ☆86Updated 2 years ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆39Updated 5 years ago
• XekriRedmane / plugh-1
  A CPU on an FPGA that you can play Zork on
  ☆51Updated 9 years ago
• PS-FPGA / ps-fpga
  The PS-FPGA project (top level)
  ☆24Updated 4 years ago
• lmEshoo / sp-i586
  soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…
  ☆34Updated 9 years ago
• nullobject / sdram-fpga
  A FPGA core for a simple SDRAM controller.
  ☆122Updated 4 years ago
• Ravenslofty / 74xx-liberty
  ☆70Updated 2 years ago
• Arlet / verilog-65C02-microcode
  65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface
  ☆75Updated 2 years ago
• HeavyPixels / QuickSilverNEO
  ☆28Updated 9 years ago
• dan-rodrigues / super-miyamoto-sprint
  Homebrew game for homebrew FPGA game console
  ☆50Updated 5 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆65Updated 8 months ago
• mystorm-org / BlackIce-II
  Software, Firmware and documentation for the myStorm BlackIce-II board
  ☆72Updated 5 years ago
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆41Updated 3 years ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆150Updated 9 years ago
• tomverbeure / rt
  A Full Hardware Real-Time Ray-Tracer
  ☆111Updated 2 months ago
• kevinpt / opbasm
  Open PicoBlaze Assembler
  ☆63Updated 2 years ago
• projf / fpgatools
  Tools for FPGA development.
  ☆49Updated 5 months ago