A C++ to Verilog translation tool with some basic guarantees that your code will work.
☆178Feb 23, 2025Updated last year
Alternatives and similar repositories for metron
Users that are interested in metron are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Mar 12, 2026Updated last week
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Nov 29, 2025Updated 3 months ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- Design digital circuits in C. Simulate really fast with a regular compiler.☆178Jan 16, 2026Updated 2 months ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Instruction and files for porting Arm DesignStart to CW305.☆16Dec 6, 2023Updated 2 years ago
- ☆52Jan 16, 2025Updated last year
- 🧮 Polynomial Calculator☆12Jan 3, 2023Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 4 years ago
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- Exploring gate level simulation☆58Apr 23, 2025Updated 11 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated last year
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆710Updated this week
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- Machine-checked Agda formalization for the ILC project☆15Apr 6, 2018Updated 7 years ago
- C++ logic network library☆281Sep 30, 2025Updated 5 months ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Patricia Tree data structure in OCaml for maps and sets, supports generic (GADT) keys☆16Feb 9, 2026Updated last month
- An exact real arithmetic (aka constructive reals) for OCaml☆13Jun 14, 2024Updated last year
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,403Jan 5, 2026Updated 2 months ago
- CPUs☆16Dec 21, 2020Updated 5 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 6 years ago
- ☆11Mar 27, 2024Updated last year
- Hardware definition language that compiles to Verilog☆106Sep 26, 2021Updated 4 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- ☆13Mar 15, 2026Updated last week
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 8 years ago
- ☆10Nov 20, 2023Updated 2 years ago