A C++ to Verilog translation tool with some basic guarantees that your code will work.
☆182Jun 28, 2026Updated 4 months ago
Alternatives and similar repositories for metron
Users that are interested in metron are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Oct 8, 2026Updated 3 weeks ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆755Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Design digital circuits in C. Simulate really fast with a regular compiler.☆186Jan 16, 2026Updated 9 months ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆42Nov 29, 2025Updated 11 months ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆42Mar 7, 2025Updated last year
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 4 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- ☆52Jan 16, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Experimental IntML-Implementation☆13Feb 1, 2025Updated last year
- C++ logic network library☆315Updated this week
- 🧮 Polynomial Calculator☆12Jan 3, 2023Updated 3 years ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- Safe high-level bindings for the Boolector SMT solver☆14Apr 5, 2022Updated 4 years ago
- Convert C files into Verilog☆22Jan 27, 2019Updated 7 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- A DSL for formal verification of hardware and software systems using Rocq/Coq.☆13Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Oct 8, 2026Updated 3 weeks ago
- A hardware synthesis framework with multi-level paradigm☆46Jan 10, 2025Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago
- Python version of tools to work with AIG formatted files☆13Sep 7, 2026Updated last month
- A Suite of Benchmark Programs for C-based High-Level Synthesis☆11Jun 9, 2025Updated last year
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- An exact real arithmetic (aka constructive reals) for OCaml☆13Jun 14, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Tools for reasoning about circuits in Rosette/Racket 🔌☆20Feb 1, 2025Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Exploring gate level simulation☆60Oct 24, 2026Updated last week
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆126Apr 1, 2024Updated 2 years ago
- Instruction and files for porting Arm DesignStart to CW305.☆17Dec 6, 2023Updated 2 years ago
- TinyTapeout2 Super Slow Serial SRAM FPGA☆12Dec 2, 2022Updated 3 years ago