Alternatives and similar repositories for metron

Users that are interested in metron are comparing it to the libraries listed below

• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆220Updated last year
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• MaartenBaert / xormix
  A hardware-optimized high-quality pseudorandom number generator
  ☆36Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆84Updated 5 years ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆35Updated 2 weeks ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆125Updated 9 months ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆145Updated this week
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆62Updated 3 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆136Updated 2 years ago
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆35Updated 3 weeks ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆163Updated 4 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆186Updated 3 weeks ago
• cucapra / filament
  Fearless hardware design
  ☆176Updated last month
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆173Updated 2 years ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆502Updated 9 months ago
• PrincetonUniversity / prga
  Open-source FPGA research and prototyping framework.
  ☆206Updated 9 months ago
• PeterAaser / RISCV-FiveStage
  Marginally better than redstone
  ☆99Updated 4 years ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆224Updated last year
• olofk / corescore
  CoreScore
  ☆155Updated 4 months ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆53Updated 6 years ago
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆75Updated 6 months ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆90Updated 2 weeks ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆42Updated last year
• MPACT-ORG / llvm-project
  The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…
  ☆31Updated 2 months ago
• zylin / zpu
  The Zylin ZPU
  ☆243Updated 10 years ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆91Updated 2 years ago
• stnolting / captouch
  👇 Add capacitive touch buttons to any FPGA!
  ☆103Updated 3 years ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆175Updated last week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆154Updated 7 months ago
• kuby1412 / RISC-V-MYTH-Workshop
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆17Updated 4 years ago