aappleby / metron

Related projects ⓘ

Alternatives and complementary repositories for metron

• zeroasiccorp / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆256Updated this week
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆105Updated 3 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆204Updated 7 months ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆170Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆82Updated 5 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆120Updated 2 months ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆142Updated last week
• stnolting / captouch
  👇 Add capacitive touch buttons to any FPGA!
  ☆101Updated 2 years ago
• cucapra / filament
  Fearless hardware design
  ☆161Updated this week
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆110Updated 2 weeks ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆480Updated 2 months ago
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆160Updated last week
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆46Updated this week
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆56Updated last month
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆169Updated last month
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆39Updated 7 months ago
• sifive / wake
  The SiFive wake build tool
  ☆86Updated last week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆140Updated last month
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆130Updated last year
• olofk / corescore
  CoreScore
  ☆136Updated 2 months ago
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 2 years ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆150Updated 2 months ago
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆24Updated 3 weeks ago
• zylin / zpu
  The Zylin ZPU
  ☆239Updated 9 years ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆97Updated 8 months ago
• MaartenBaert / xormix
  A hardware-optimized high-quality pseudorandom number generator
  ☆34Updated last year
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆603Updated this week
• phanrahan / magma
  magma circuits
  ☆253Updated last month
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆52Updated last year
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆165Updated 3 months ago