aappleby / metronLinks
A C++ to Verilog translation tool with some basic guarantees that your code will work.
☆175Updated 9 months ago
Alternatives and similar repositories for metron
Users that are interested in metron are comparing it to the libraries listed below
Sorting:
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- A configurable RTL to bitstream FPGA toolchain☆54Updated this week
- The SiFive wake build tool☆91Updated this week
- A hardware-optimized high-quality pseudorandom number generator☆37Updated 5 months ago
- Playground for VGA projects on Tiny Tapeout☆66Updated 2 weeks ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆133Updated last year
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 weeks ago
- VRoom! RISC-V CPU☆512Updated last year
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆46Updated last year
- The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…☆31Updated this week
- FPGA Assembly (FASM) Parser and Generator☆98Updated 3 years ago
- 👇 Add capacitive touch buttons to any FPGA!☆102Updated 3 years ago
- Working Draft of the RISC-V J Extension Specification☆191Updated last month
- Graphics demos☆112Updated last year
- A networked FPGA key-value store written in Clash☆29Updated last year
- The Zylin ZPU☆244Updated 10 years ago
- Fearless hardware design☆183Updated 3 months ago
- Universal Memory Interface (UMI)☆154Updated last week
- RTL logic synthesis☆118Updated last month
- ☆55Updated 3 years ago
- 😎 A curated list of awesome RISC-V implementations☆139Updated 2 years ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆209Updated last month
- A modern and open-source cross-platform software for chips reverse engineering.☆273Updated last year
- Unofficial Yosys WebAssembly packages☆74Updated this week
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- A new Hardware Design Language that keeps you in the driver's seat☆115Updated this week
- CoreScore☆168Updated 2 weeks ago
- TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples☆68Updated 2 years ago