aappleby / metron
A C++ to Verilog translation tool with some basic guarantees that your code will work.
☆167Updated 2 months ago
Alternatives and similar repositories for metron:
Users that are interested in metron are comparing it to the libraries listed below
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆210Updated last year
- Where Lions Roam: RISC-V on the VELDT☆259Updated 9 months ago
- A configurable RTL to bitstream FPGA toolchain☆33Updated this week
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago
- A hardware-optimized high-quality pseudorandom number generator☆36Updated last year
- 👇 Add capacitive touch buttons to any FPGA!☆103Updated 3 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆124Updated 8 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆84Updated 5 years ago
- Playground for VGA projects on Tiny Tapeout☆61Updated 2 months ago
- Fearless hardware design☆175Updated last week
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆42Updated last year
- Graphics demos☆110Updated last year
- A core language for rule-based hardware design 🦑☆152Updated 6 months ago
- The SiFive wake build tool☆90Updated this week
- VRoom! RISC-V CPU☆499Updated 8 months ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆207Updated 3 years ago
- The Zylin ZPU☆243Updated 10 years ago
- Example LED blinking project for your FPGA dev board of choice☆175Updated 2 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆135Updated last month
- 😎 A curated list of awesome RISC-V implementations☆135Updated 2 years ago
- Algebraic enhancements for GEMM & AI accelerators☆275Updated 2 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆527Updated this week
- CoreScore☆151Updated 3 months ago
- Basic RISC-V CPU implementation in VHDL.☆167Updated 4 years ago
- Universal Memory Interface (UMI)☆145Updated last month
- Time-sensitive affine types for predictable hardware generation☆143Updated 9 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 9 months ago
- Marginally better than redstone☆100Updated 4 years ago
- magma circuits☆260Updated 6 months ago