Alternatives and similar repositories for metron:

Users that are interested in metron are comparing it to the libraries listed below

• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆209Updated 11 months ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆15Updated last week
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• stnolting / captouch
  👇 Add capacitive touch buttons to any FPGA!
  ☆103Updated 3 years ago
• MaartenBaert / xormix
  A hardware-optimized high-quality pseudorandom number generator
  ☆34Updated last year
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆257Updated 7 months ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆60Updated 3 weeks ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆182Updated last month
• cucapra / filament
  Fearless hardware design
  ☆176Updated last week
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆125Updated 6 months ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆83Updated 5 years ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆499Updated 6 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆147Updated 5 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆132Updated 3 months ago
• MPACT-ORG / llvm-project
  The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…
  ☆31Updated last week
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆134Updated 2 years ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆91Updated 2 years ago
• f4pga / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆54Updated last year
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆144Updated 3 weeks ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆172Updated last year
• olofk / corescore
  CoreScore
  ☆144Updated 2 months ago
• trevorpogue / algebraic-nnhw
  Algebraic enhancements for GEMM & AI accelerators
  ☆273Updated last month
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆143Updated 8 months ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆105Updated last year
• DegateCommunity / Degate
  A modern and open-source cross-platform software for chips reverse engineering.
  ☆256Updated 4 months ago
• PeterAaser / RISCV-FiveStage
  Marginally better than redstone
  ☆99Updated 4 years ago
• pieter3d / simview
  ☆77Updated last year
• eschkufz / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆22Updated 4 years ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆173Updated last month
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆157Updated 2 months ago