aappleby / metron

Related projects: ⓘ

• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆105Updated 2 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆200Updated 4 months ago
• zeroasiccorp / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆253Updated last week
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆82Updated 4 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆161Updated this week
• MaartenBaert / xormix
  A hardware-optimized high-quality pseudorandom number generator
  ☆34Updated last year
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆169Updated last year
• stnolting / captouch
  👇 Add capacitive touch buttons to any FPGA!
  ☆99Updated 2 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆116Updated 2 weeks ago
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆247Updated last month
• cucapra / filament
  Fearless hardware design
  ☆139Updated this week
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆95Updated 5 months ago
• kuby1412 / RISC-V-MYTH-Workshop
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆16Updated 3 years ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆39Updated 5 months ago
• MPACT-ORG / llvm-project
  The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…
  ☆32Updated 2 weeks ago
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆50Updated 10 months ago
• sifive / wake
  The SiFive wake build tool
  ☆86Updated this week
• zylin / zpu
  The Zylin ZPU
  ☆236Updated 9 years ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆125Updated last year
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆148Updated this week
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆104Updated this week
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆197Updated 2 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆138Updated this week
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆133Updated this week
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆470Updated 2 weeks ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆128Updated 2 months ago
• gateware-ts / gateware-ts
  Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools
  ☆102Updated last year
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆148Updated last week
• sylefeb / a5k
  Another World on a chip
  ☆277Updated 11 months ago
• DegateCommunity / Degate
  A modern and open-source cross-platform software for chips reverse engineering.
  ☆243Updated last month