aappleby / metronLinks
A C++ to Verilog translation tool with some basic guarantees that your code will work.
☆176Updated 11 months ago
Alternatives and similar repositories for metron
Users that are interested in metron are comparing it to the libraries listed below
Sorting:
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- A configurable RTL to bitstream FPGA toolchain☆56Updated 3 weeks ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Updated 6 years ago
- 👇 Add capacitive touch buttons to any FPGA!☆102Updated 3 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆136Updated last year
- Design digital circuits in C. Simulate really fast with a regular compiler.☆177Updated 3 weeks ago
- A hardware-optimized high-quality pseudorandom number generator☆37Updated 2 weeks ago
- Working Draft of the RISC-V J Extension Specification☆193Updated last month
- ☆55Updated 3 years ago
- FPGA Assembly (FASM) Parser and Generator☆99Updated 3 years ago
- VRoom! RISC-V CPU☆516Updated last year
- Unofficial Yosys WebAssembly packages☆76Updated this week
- The SiFive wake build tool☆92Updated last week
- Playground for VGA projects on Tiny Tapeout☆69Updated this week
- ☆161Updated last month
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Updated last year
- Fearless hardware design☆194Updated 5 months ago
- RTL logic synthesis☆126Updated 3 months ago
- 😎 A curated list of awesome RISC-V implementations☆142Updated 2 years ago
- Graphics demos☆111Updated last year
- The Zylin ZPU☆248Updated 10 years ago
- WIP 100BASE-TX PHY☆77Updated last year
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆222Updated last year
- Universal Memory Interface (UMI)☆157Updated this week
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆208Updated 3 months ago
- Silicon Layout Wizard☆193Updated 2 weeks ago
- A modern and open-source cross-platform software for chips reverse engineering.☆275Updated last year
- MR1 formally verified RISC-V CPU☆57Updated 7 years ago
- A networked FPGA key-value store written in Clash☆30Updated last year