A C++ to Verilog translation tool with some basic guarantees that your code will work.
☆180Jun 28, 2026Updated this week
Alternatives and similar repositories for metron
Users that are interested in metron are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Jun 22, 2026Updated last week
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆42Nov 29, 2025Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Convert C files into Verilog☆22Jan 27, 2019Updated 7 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆180Jan 16, 2026Updated 5 months ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆38Jan 26, 2026Updated 5 months ago
- A hand-written recursive decent Verilog parser.☆10Updated this week
- Instruction and files for porting Arm DesignStart to CW305.☆17Dec 6, 2023Updated 2 years ago
- 🧮 Polynomial Calculator☆12Jan 3, 2023Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- C++ logic network library☆296Jun 23, 2026Updated last week
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆27Nov 26, 2025Updated 7 months ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- Exploring gate level simulation☆58Mar 27, 2026Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆122Apr 1, 2024Updated 2 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆728Jun 25, 2026Updated last week
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Patricia Tree data structure in OCaml for maps and sets, supports generic (GADT) keys☆18Jun 23, 2026Updated last week
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆82Dec 1, 2022Updated 3 years ago
- An exact real arithmetic (aka constructive reals) for OCaml☆13Jun 14, 2024Updated 2 years ago
- CV32E40X Design-Verification environment☆16Jun 2, 2026Updated last month
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463Jun 20, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,423Jun 18, 2026Updated 2 weeks ago
- CPUs☆17Dec 21, 2020Updated 5 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hardware definition language that compiles to Verilog☆106Sep 26, 2021Updated 4 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- ☆14Apr 28, 2026Updated 2 months ago
- ☆10Nov 20, 2023Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated this week
- An LLVM based mini-C to Verilog High-level Synthesis tool☆41Mar 7, 2025Updated last year
- A Rocket-based RISC-V superscalar in-order core☆41Jun 14, 2026Updated 2 weeks ago