Alternatives and similar repositories for metron

Users that are interested in metron are comparing it to the libraries listed below

• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆129Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆86Updated 5 years ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆42Updated 2 weeks ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆64Updated last week
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆174Updated 2 years ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆43Updated last year
• MaartenBaert / xormix
  A hardware-optimized high-quality pseudorandom number generator
  ☆36Updated 2 months ago
• stnolting / captouch
  👇 Add capacitive touch buttons to any FPGA!
  ☆102Updated 3 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated this week
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 2 years ago
• zylin / zpu
  The Zylin ZPU
  ☆245Updated 10 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 2 weeks ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆110Updated last year
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆138Updated 2 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 4 months ago
• cucapra / filament
  Fearless hardware design
  ☆178Updated 2 weeks ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆148Updated 2 weeks ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆114Updated this week
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆95Updated 3 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated last week
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆76Updated 9 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆509Updated last year
• DegateCommunity / Degate
  A modern and open-source cross-platform software for chips reverse engineering.
  ☆264Updated 9 months ago
• MPACT-ORG / llvm-project
  The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…
  ☆31Updated this week
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆53Updated 6 years ago
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆180Updated 2 months ago
• adamwalker / fpga-kvs
  A networked FPGA key-value store written in Clash
  ☆29Updated last year
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆62Updated last year