Alternatives and similar repositories for metron

Users that are interested in metron are comparing it to the libraries listed below

• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆221Updated last year
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 4 years ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆45Updated last week
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆86Updated 5 years ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆65Updated 3 weeks ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆173Updated 2 years ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆45Updated last year
• MaartenBaert / xormix
  A hardware-optimized high-quality pseudorandom number generator
  ☆36Updated 3 months ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆130Updated last year
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆112Updated last year
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆96Updated 3 years ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆153Updated this week
• kuby1412 / RISC-V-MYTH-Workshop
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆17Updated 5 years ago
• stnolting / captouch
  👇 Add capacitive touch buttons to any FPGA!
  ☆102Updated 3 years ago
• zylin / zpu
  The Zylin ZPU
  ☆244Updated 10 years ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆138Updated 2 years ago
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 2 years ago
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆209Updated 4 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated this week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last month
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆73Updated this week
• cucapra / filament
  Fearless hardware design
  ☆182Updated last month
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆53Updated 6 years ago
• DegateCommunity / Degate
  A modern and open-source cross-platform software for chips reverse engineering.
  ☆269Updated 10 months ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆116Updated this week
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆184Updated 3 weeks ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 5 months ago
• olofk / corescore
  CoreScore
  ☆163Updated 2 months ago
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆258Updated 2 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆510Updated last year