Alternatives and similar repositories for metron

Users that are interested in metron are comparing it to the libraries listed below

• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 3 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆219Updated last year
• stnolting / captouch
  👇 Add capacitive touch buttons to any FPGA!
  ☆103Updated 3 years ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆35Updated this week
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆85Updated 5 years ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆173Updated 2 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆127Updated 9 months ago
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆260Updated 10 months ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆63Updated 3 months ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆177Updated last month
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆43Updated last year
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆505Updated 9 months ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆146Updated this week
• sifiveinc / wake
  The SiFive wake build tool
  ☆90Updated last week
• cucapra / filament
  Fearless hardware design
  ☆176Updated last month
• zylin / zpu
  The Zylin ZPU
  ☆244Updated 10 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆156Updated 2 weeks ago
• gateware-ts / gateware-ts
  Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools
  ☆103Updated 2 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆187Updated last month
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆287Updated 3 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆137Updated 2 years ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆169Updated 5 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆138Updated 2 months ago
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆76Updated 6 months ago
• MaartenBaert / xormix
  A hardware-optimized high-quality pseudorandom number generator
  ☆36Updated this week
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆144Updated this week
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆93Updated 2 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆58Updated last week
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆225Updated last year
• kuby1412 / RISC-V-MYTH-Workshop
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆17Updated 4 years ago