Alternatives and similar repositories for metron

Users that are interested in metron are comparing it to the libraries listed below

• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 4 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆55Updated this week
• MaartenBaert / xormix
  A hardware-optimized high-quality pseudorandom number generator
  ☆37Updated 6 months ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated this week
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆177Updated this week
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆70Updated last month
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆134Updated last year
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆140Updated 2 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 2 weeks ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆112Updated last year
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆99Updated 3 years ago
• cucapra / filament
  Fearless hardware design
  ☆185Updated 4 months ago
• Alanma23 / tinytinyTPU-co
  ☆150Updated last week
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆156Updated 2 weeks ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆74Updated this week
• zylin / zpu
  The Zylin ZPU
  ☆245Updated 10 years ago
• stnolting / captouch
  👇 Add capacitive touch buttons to any FPGA!
  ☆102Updated 3 years ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆55Updated 7 years ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆514Updated last year
• DegateCommunity / Degate
  A modern and open-source cross-platform software for chips reverse engineering.
  ☆273Updated last year
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆194Updated 3 months ago
• adamwalker / fpga-kvs
  A networked FPGA key-value store written in Clash
  ☆29Updated last year
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆47Updated last year
• MPACT-ORG / llvm-project
  The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…
  ☆31Updated this week
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 3 years ago
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆69Updated 2 years ago
• camel-cdr / rvv-bench-results
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
  ☆42Updated 3 months ago
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆213Updated 11 months ago