aappleby / metronLinks
A C++ to Verilog translation tool with some basic guarantees that your code will work.
☆172Updated 4 months ago
Alternatives and similar repositories for metron
Users that are interested in metron are comparing it to the libraries listed below
Sorting:
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆220Updated last year
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- A configurable RTL to bitstream FPGA toolchain☆37Updated 3 weeks ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- Playground for VGA projects on Tiny Tapeout☆63Updated 4 months ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆43Updated last year
- A hardware-optimized high-quality pseudorandom number generator☆36Updated 3 weeks ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆127Updated 10 months ago
- 👇 Add capacitive touch buttons to any FPGA!☆102Updated 3 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- Working Draft of the RISC-V J Extension Specification☆188Updated 2 months ago
- The Zylin ZPU☆244Updated 10 years ago
- The SiFive wake build tool☆90Updated last week
- Graphics demos☆110Updated last year
- ☆55Updated 2 years ago
- Universal Memory Interface (UMI)☆147Updated last week
- A new Hardware Design Language that keeps you in the driver's seat☆112Updated this week
- 😎 A curated list of awesome RISC-V implementations☆137Updated 2 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆138Updated 3 months ago
- Fearless hardware design☆177Updated last week
- Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools☆103Updated 2 years ago
- FPGA Assembly (FASM) Parser and Generator☆94Updated 2 years ago
- The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…☆31Updated 3 weeks ago
- A modern and open-source cross-platform software for chips reverse engineering.☆264Updated 7 months ago
- VRoom! RISC-V CPU☆508Updated 10 months ago
- WIP 100BASE-TX PHY☆76Updated 7 months ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Unofficial Yosys WebAssembly packages☆71Updated this week
- A computer for human beings.☆44Updated 8 months ago
- A standalone structural (gate-level) verilog parser☆37Updated last week