Alternatives and similar repositories for ICEd:

Users that are interested in ICEd are comparing it to the libraries listed below

• gregdavill / litex-hyperram
  Standard HyperRAM core for ECP5 written in Litex/Migen
  ☆14Updated 5 years ago
• SubProto / icestick-vga-test
  Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools
  ☆21Updated 8 years ago
• mattvenn / crap-o-scope
  crap-o-scope scope implementation for icestick
  ☆20Updated 6 years ago
• mmicko / mikrobus-upduino
  Dual MikroBUS board for Upduino 2 FPGA
  ☆18Updated 6 years ago
• daveshah1 / prjtrellis-dvi
  DVI video out example for prjtrellis
  ☆16Updated 5 years ago
• peepo / verilog_tutorials_BB
  verilog tutorials for iCE40HX8K Breakout Board
  ☆22Updated 8 years ago
• f32c / tools
  ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)
  ☆22Updated 2 months ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 6 years ago
• goran-mahovlic / ulx3s-extensions
  PMOD boards for ULX3S
  ☆41Updated last year
• GuzTech / ulx3s-nmigen-examples
  nMigen examples for the ULX3S board
  ☆16Updated 4 years ago
• ironsteel / nes_ecp5
  NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board
  ☆37Updated 2 years ago
• daveshah1 / ulx3s
  ☆10Updated 6 years ago
• mithro / pmod-hdmi
  HDMI Expansion Modules compatible with the Pmod standard
  ☆11Updated 6 years ago
• emeb / f303_ice5
  ☆20Updated 8 years ago
• knielsen / ice40_viewer
  ☆58Updated last year
• icerink / iceskate
  A low cost FPGA development board for absolute newbies
  ☆18Updated 6 years ago
• lawrie / verilog_examples
  Example code in Verilog for the Blackice II FPGA
  ☆27Updated 5 years ago
• kbeckmann / pergola_projects
  My pergola FPGA projects
  ☆30Updated 3 years ago
• lawrie / saxonsoc-ulx3s-bin
  The binaries for SaxonSoc Linux and other configurations
  ☆17Updated last year
• lawrie / tiny_ram_soc
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆12Updated 6 years ago
• xobs / lxbuildenv
  Simplified environment for litex
  ☆14Updated 4 years ago
• Domipheus / ArtyS7
  Where Arty S7 projects are kept. MIT License unless file headers state otherwise.
  ☆22Updated 5 years ago
• andrecp / myhdl_simple_uart
  A very simple UART implementation in MyHDL
  ☆17Updated 10 years ago
• xobs / spibone
  Wishbone bridge over SPI
  ☆11Updated 5 years ago
• mattvenn / ws2812-core
  verilog core for ws2812 leds
  ☆32Updated 3 years ago
• mwelling / beagle-wire
  ICE40 FPGA Cape for Beaglebone
  ☆50Updated 4 years ago
• folknology / IceCore
  IceCore Ice40 HX based modular core
  ☆46Updated 3 years ago
• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆20Updated 9 years ago