skiphansen / pano_progfpgaLinks
Flashing Pano Logic thin clients without a programmer
☆41Updated 3 years ago
Alternatives and similar repositories for pano_progfpga
Users that are interested in pano_progfpga are comparing it to the libraries listed below
Sorting:
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆17Updated 6 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- Network based loader and flasher for Pano G2 devices☆15Updated 2 years ago
- Propeller 1 design and example files to be run on FPGA boards.☆22Updated 5 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- PanoLogic Zero Client G1 reverse engineering info☆74Updated last year
- Collection of PMOD boards for the use with iCEBreaker and any other FPGA board that has PMOD connectors.☆91Updated last year
- DVI PMOD adapter (HDMI connector)☆29Updated 4 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- Bluetooth gamepad receiver demo using ULX3S FPGA board + ESP32☆10Updated 4 years ago
- W65C832 (32 bit 6502) in an FPGA.☆23Updated this week
- WIP open source tooling for the XC9500 / XC9500XL series of CPLDs from Xilinx.☆10Updated 3 years ago
- Port of Brian Bennet's NES Emulator for the second generation Panologic thin client☆13Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- RGB video input for Altera DE1 board + PAL Modulator☆27Updated 2 years ago
- Misc iCE40 specific cores☆14Updated 2 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- Project to talk to IDE interface using Raspberry-Pi GPIO pins in SMI (Secondary Memory Interface bus) mode☆60Updated 7 years ago
- ice40 UltraPlus demos☆23Updated 4 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆26Updated 3 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆18Updated 5 months ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Hackaday Supercon 2019 Logic Noise Badge Workshop☆28Updated 5 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated last month