tharunchitipolu / sobel-edge-detector
Sobel is first order or gradient based edge operator for images and it is implemented using verilog.
☆14Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for sobel-edge-detector
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆12Updated 4 years ago
- 数字IC验证案例(SV and UVM)☆25Updated 3 years ago
- Hardware implementation of HDR image producing algorithm☆15Updated 2 years ago
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Updated 6 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated 5 months ago
- UVM resource from github, run simulation use YASAsim flow☆26Updated 4 years ago
- Integration of SIFT and LES Algorithms☆11Updated 6 months ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆43Updated last year
- UART design in SV and verification using UVM and SV☆37Updated 4 years ago
- Architectural design of data router in verilog☆27Updated 4 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆14Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- AXI Interconnect☆45Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆118Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆47Updated 3 years ago
- A python project to automatically generate the UVM testbench document.☆19Updated 8 months ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆111Updated 3 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆46Updated 7 years ago
- An 8 input interrupt controller written in Verilog.☆24Updated 12 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆69Updated last year
- ARM中通过APB总线连接的UART模块☆59Updated 4 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆13Updated 7 months ago
- Some design examples of Verilog about digital circuits☆22Updated 3 years ago
- A 2D convolution hardware implementation written in Verilog☆42Updated 3 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆10Updated 11 months ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago