Sobel is first order or gradient based edge operator for images and it is implemented using verilog.
☆14Dec 16, 2020Updated 5 years ago
Alternatives and similar repositories for sobel-edge-detector
Users that are interested in sobel-edge-detector are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An automatic speaker recognition system built from digital signal processing tools, Vector Quantization and LBG algorithm☆10May 24, 2021Updated 4 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆42Jun 6, 2024Updated last year
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Jan 15, 2018Updated 8 years ago
- ☆15May 1, 2026Updated last week
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- High Dynamic Range imaging with Altera DE2-115.☆13Mar 1, 2021Updated 5 years ago
- ☆15Jun 28, 2021Updated 4 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Aug 26, 2021Updated 4 years ago
- Implementation of a 2D Convolutional Filter using VHDL for FPGAs.☆16Aug 21, 2022Updated 3 years ago
- Polar Codes Implementation on Vhdl☆14Jun 4, 2016Updated 9 years ago
- Trying to apply deep learning to music analysis☆12May 26, 2017Updated 8 years ago
- A training course on Web Security, Exploit Development and Source Code Auditing from 2009.☆12Feb 15, 2022Updated 4 years ago
- 16 bit CPU created in Vivado with Verilog☆22Jun 30, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆17Aug 21, 2018Updated 7 years ago
- ☆24Nov 4, 2023Updated 2 years ago
- A pytorch image classifier for the recognising letters from the notMNIST dataset☆11Jan 4, 2019Updated 7 years ago
- A Deep Learning Model for detecting Malware Applications☆14Aug 3, 2025Updated 9 months ago
- This program simulates an M/M/1 Queue in Python☆33Dec 6, 2018Updated 7 years ago
- few python scripts to clone all IP cores from opencores.org☆27Jan 8, 2024Updated 2 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆232May 20, 2025Updated 11 months ago
- Read and write mha files using Python☆10Oct 14, 2013Updated 12 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆23Dec 17, 2019Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.☆15Mar 29, 2020Updated 6 years ago
- GSSOC-20 Extended- Based on Topic Modeling, Classification, Natural Language Processing☆12Nov 22, 2020Updated 5 years ago
- Repository for IT Audit and Controls Course (IS 369)☆15Feb 23, 2022Updated 4 years ago
- Assessing external car damage, i.e., severity and location using Deep Learning and deploy it using flask and tensorflow serving.☆14Jul 15, 2019Updated 6 years ago
- Hardware Viterbi Decoder in verilog☆31May 28, 2019Updated 6 years ago
- Tablero de Control #SGSI #ISO27001☆11Sep 22, 2021Updated 4 years ago
- PowerShell script to generate daily audit report, like Logwatch for Windows☆25May 1, 2026Updated last week
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32May 18, 2019Updated 6 years ago
- In this project, Canny edge detection, one of the efficient edge detection algorithms is implemented on a Zedboard FPGA using verilog. Th…☆26Oct 15, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FPGA图像处理仿真平台☆31Apr 25, 2022Updated 4 years ago
- Python implementation of exposure fusion of multiple images☆32Oct 27, 2020Updated 5 years ago
- Reusable image processing modules in SystemVerilog☆33Aug 7, 2017Updated 8 years ago
- A simple HDR image merger that converts multiple RAW files into a single HDR image.☆35Aug 11, 2023Updated 2 years ago
- GhosTCP is a program for Windows that protects the TCP connections from being interfered.☆32Jun 6, 2025Updated 11 months ago
- Edge Detection Using Sobel,Prewitt Operator and Laplacian Operator☆17May 20, 2019Updated 6 years ago
- Princeton university algorithms course solutions☆34Apr 18, 2014Updated 12 years ago