Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). . . . . . Online tutorial: https://google.github.io/CFU-Playground/ For reference docs, see the link below.
☆569Feb 26, 2026Updated 8 months ago
Alternatives and similar repositories for CFU-Playground
Users that are interested in CFU-Playground are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- XLS: Accelerated HW Synthesis☆1,967Updated this week
- Open source machine learning accelerators☆399Mar 24, 2024Updated 2 years ago
- Build your hardware, easily!☆4,178Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆434Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Berkeley's Spatial Array Generator☆1,535Updated this week
- A modern hardware definition language and toolchain based on Python☆2,117Sep 18, 2026Updated last month
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,165Updated this week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,988Mar 25, 2026Updated 7 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week
- ☆2,359Updated this week
- SERV - The SErial RISC-V CPU☆1,909Aug 25, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Modular hardware build system☆1,239Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- A Linux-capable RISC-V multicore for and by the world☆839Oct 14, 2026Updated 2 weeks ago
- FPGA tool performance profiling☆108Feb 24, 2024Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆213Jun 25, 2020Updated 6 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 3 years ago
- ☆42Oct 26, 2021Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,441Oct 17, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- GPGPU microprocessor architecture☆2,231Nov 8, 2024Updated last year
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,745Nov 18, 2025Updated 11 months ago
- RTL, Cmodel, and testbench for NVDLA☆2,195Mar 2, 2022Updated 4 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆367Oct 17, 2023Updated 3 years ago
- This repository contains sample code integrating Renode with Verilator☆27May 27, 2025Updated last year
- ☆247Aug 12, 2022Updated 4 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,300Oct 13, 2026Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A scalable High-Level Synthesis framework on MLIR☆306May 15, 2024Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 8 months ago
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆755Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆452Dec 2, 2019Updated 6 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- LiteX boards files☆507Updated this week
- The OpenPiton Platform☆837Updated this week