google / CFU-PlaygroundLinks
Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). . . . . . Online tutorial: https://google.github.io/CFU-Playground/ For reference docs, see the link below.
☆510Updated 3 months ago
Alternatives and similar repositories for CFU-Playground
Users that are interested in CFU-Playground are comparing it to the libraries listed below
Sorting:
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆419Updated 2 months ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆679Updated 7 years ago
- Open source machine learning accelerators☆382Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆377Updated this week
- Modular hardware build system☆1,049Updated this week
- CORE-V Family of RISC-V Cores☆278Updated 5 months ago
- Berkeley's Spatial Array Generator☆991Updated 3 months ago
- Vitis HLS LLVM source code and examples☆391Updated 9 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆338Updated 4 months ago
- The OpenPiton Platform☆719Updated last month
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆399Updated this week
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆484Updated 6 years ago
- A Linux-capable RISC-V multicore for and by the world☆712Updated 2 months ago
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆256Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆510Updated 5 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆225Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆170Updated 6 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆441Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆663Updated last week
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆845Updated 6 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆300Updated this week
- Communication framework for RTL simulation and emulation.☆288Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆503Updated 7 months ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆617Updated 5 years ago
- VeeR EL2 Core☆288Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆920Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆587Updated this week
- List of awesome semiconductor startups☆646Updated this week
- It contains a curated list of awesome RISC-V Resources.☆232Updated 5 months ago