Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). . . . . . Online tutorial: https://google.github.io/CFU-Playground/ For reference docs, see the link below.
☆569Feb 26, 2026Updated 7 months ago
Alternatives and similar repositories for CFU-Playground
Users that are interested in CFU-Playground are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- XLS: Accelerated HW Synthesis☆1,945Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Open source machine learning accelerators☆400Mar 24, 2024Updated 2 years ago
- Build your hardware, easily!☆4,151Updated this week
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆427Oct 3, 2026Updated last week
- An Open-source FPGA IP Generator☆1,159Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,962Mar 25, 2026Updated 6 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- ☆2,299Updated this week
- A modern hardware definition language and toolchain based on Python☆2,103Sep 18, 2026Updated 3 weeks ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆212Jun 25, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 7 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,472Sep 25, 2026Updated 2 weeks ago
- ☆42Oct 26, 2021Updated 4 years ago
- ☆247Aug 12, 2022Updated 4 years ago
- Berkeley's Spatial Array Generator☆1,502Updated this week
- SERV - The SErial RISC-V CPU☆1,900Aug 25, 2026Updated last month
- Modular hardware build system☆1,229Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated 3 weeks ago
- A curated list of awesome resources for HDL design and verification☆178Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- BaseJump STL: A Standard Template Library for SystemVerilog☆689Sep 28, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,151Oct 2, 2026Updated last week
- GPGPU microprocessor architecture☆2,226Nov 8, 2024Updated last year
- FPGA tool performance profiling☆108Feb 24, 2024Updated 2 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆413Feb 26, 2025Updated last year
- Prefix tree adder space exploration library☆57Jan 27, 2026Updated 8 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,418Updated this week
- CoreScore☆178Jun 9, 2026Updated 4 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FOSS Flow For FPGA☆451Jan 6, 2025Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆242Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,179Mar 2, 2022Updated 4 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- The OpenPiton Platform☆832Feb 25, 2026Updated 7 months ago
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,438Mar 2, 2026Updated 7 months ago