google / CFU-PlaygroundLinks
Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). . . . . . Online tutorial: https://google.github.io/CFU-Playground/ For reference docs, see the link below.
☆524Updated 5 months ago
Alternatives and similar repositories for CFU-Playground
Users that are interested in CFU-Playground are comparing it to the libraries listed below
Sorting:
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆382Updated 2 months ago
- Open source machine learning accelerators☆388Updated last year
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆706Updated 7 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆429Updated 3 weeks ago
- Modular hardware build system☆1,086Updated this week
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆266Updated 5 months ago
- Berkeley's Spatial Array Generator☆1,055Updated 3 weeks ago
- CORE-V Family of RISC-V Cores☆297Updated 7 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆325Updated 9 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆177Updated last month
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆964Updated 3 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆271Updated last week
- VeeR EL2 Core☆298Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆511Updated 9 months ago
- Vitis HLS LLVM source code and examples☆396Updated 11 months ago
- A Linux-capable RISC-V multicore for and by the world☆735Updated last month
- It contains a curated list of awesome RISC-V Resources.☆258Updated 8 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆531Updated 3 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆294Updated last year
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆508Updated 6 years ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,086Updated 10 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆413Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- The OpenPiton Platform☆730Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆596Updated 2 weeks ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆240Updated 4 months ago
- ☆244Updated 2 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆348Updated 6 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆852Updated 8 months ago