google / CFU-PlaygroundLinks
Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). . . . . . Online tutorial: https://google.github.io/CFU-Playground/ For reference docs, see the link below.
☆518Updated 5 months ago
Alternatives and similar repositories for CFU-Playground
Users that are interested in CFU-Playground are comparing it to the libraries listed below
Sorting:
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆382Updated last month
- Open source machine learning accelerators☆386Updated last year
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆702Updated 7 years ago
- Modular hardware build system☆1,066Updated last week
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆260Updated 4 months ago
- CORE-V Family of RISC-V Cores☆289Updated 6 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆454Updated last month
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆424Updated last week
- Vitis HLS LLVM source code and examples☆394Updated 10 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆346Updated 6 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆956Updated 2 months ago
- Berkeley's Spatial Array Generator☆1,031Updated 4 months ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆502Updated 6 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆176Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆511Updated 9 months ago
- A Linux-capable RISC-V multicore for and by the world☆722Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆404Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆523Updated 3 weeks ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆852Updated 7 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆675Updated this week
- A list of resources related to the open-source FPGA projects☆424Updated 2 years ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆304Updated 2 weeks ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆283Updated last week
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆618Updated 5 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- The OpenPiton Platform☆725Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆600Updated 3 weeks ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated last year