Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). . . . . . Online tutorial: https://google.github.io/CFU-Playground/ For reference docs, see the link below.
☆543Feb 26, 2026Updated last week
Alternatives and similar repositories for CFU-Playground
Users that are interested in CFU-Playground are comparing it to the libraries listed below
Sorting:
- XLS: Accelerated HW Synthesis☆1,428Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Open source machine learning accelerators☆397Mar 24, 2024Updated last year
- Build your hardware, easily!☆3,747Mar 3, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,724Sep 15, 2025Updated 5 months ago
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆404Updated this week
- An Open-source FPGA IP Generator☆1,057Updated this week
- ☆1,913Updated this week
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- A modern hardware definition language and toolchain based on Python☆1,914Feb 28, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- An open-source static random access memory (SRAM) compiler.☆1,016Jan 16, 2026Updated last month
- ☆247Aug 12, 2022Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,232Updated this week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆384Feb 26, 2025Updated last year
- Prefix tree adder space exploration library☆56Jan 27, 2026Updated last month
- FPGA tool performance profiling☆105Feb 24, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- The OpenPiton Platform☆774Feb 25, 2026Updated last week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,398Jan 5, 2026Updated 2 months ago
- CoreScore☆172Nov 14, 2025Updated 3 months ago
- Modular hardware build system☆1,131Updated this week
- ☆33Nov 25, 2022Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆123Jul 22, 2021Updated 4 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated 2 weeks ago
- GPGPU microprocessor architecture☆2,180Nov 8, 2024Updated last year
- RTL, Cmodel, and testbench for NVDLA☆2,027Mar 2, 2022Updated 4 years ago
- A curated list of awesome resources for HDL design and verification☆169Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆154Feb 18, 2026Updated 2 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Example designs showing different ways to use F4PGA toolchains.☆286Mar 27, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,271Updated this week
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆235Jan 14, 2026Updated last month