RuSys / Verugent
Verilog generation tool written in Rust
☆58Updated last year
Alternatives and similar repositories for Verugent:
Users that are interested in Verugent are comparing it to the libraries listed below
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Updated 3 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆44Updated 3 years ago
- Write RISC-V CPU in Veryl☆24Updated 2 months ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆103Updated 3 years ago
- Open source RISC-V IP core for FPGA/ASIC design☆30Updated 8 months ago
- Polyphony is Python based High-Level Synthesis compiler.☆103Updated last month
- Verilator Porcelain☆48Updated last year
- [WIP] A tiny RISC-V hypervisor software written in Rust☆27Updated 4 years ago
- ☆13Updated last week
- Instruction set simulator for RISC-V☆53Updated 4 years ago
- SubRISC: Simple Instruction-Set Computer for IoT edge devices☆16Updated 6 years ago
- 『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ☆13Updated 5 years ago
- SystemVerilog language server client for Visual Studio Code☆20Updated 2 years ago
- RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo☆13Updated 5 years ago
- The Embedded Rust Bookの和訳レポジトリです☆29Updated 4 years ago
- FPGA Magazine No.18 - RISC-V☆17Updated 7 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated 10 months ago
- A prototype embedded operating system written in Rust☆61Updated 3 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆52Updated 8 years ago
- RISC-V Simulator written in Rust☆20Updated 5 years ago
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- ☆14Updated 5 years ago
- (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…☆20Updated 2 years ago
- Basic Common Modules☆37Updated 3 months ago
- FPGA samples☆23Updated 2 weeks ago
- PYNQ with Chisel and Rust☆25Updated 7 years ago
- A tiny educational OS for RISC-V☆21Updated 5 months ago
- 🛠️ Graphical IDE for NextMicon☆28Updated last year
- ☆30Updated 2 years ago