Verilog generation tool written in Rust
☆62Jun 29, 2023Updated 3 years ago
Alternatives and similar repositories for Verugent
Users that are interested in Verugent are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source RISC-V IP core for FPGA/ASIC design☆32Jul 11, 2024Updated last year
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Verilog parsing and generator crate.☆22Apr 16, 2020Updated 6 years ago
- 『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ☆13Jul 30, 2019Updated 6 years ago
- GPGPU version of 数え上げお姉さん(https://github.com/primenumber/kazoeage-oneesan)☆11Dec 3, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- intel を越える☆16Jun 4, 2017Updated 9 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- ☆30Jan 18, 2023Updated 3 years ago
- The Embedded Rust Bookの和訳レポジトリです☆30Jan 10, 2021Updated 5 years ago
- ☆22Jan 3, 2024Updated 2 years ago
- TIFMO: Textual Inference Forward-chaining MOdule☆12Apr 25, 2014Updated 12 years ago
- Hardware independent HD44780 LCD library written in Rust☆12Jul 11, 2024Updated last year
- A Rust library for high performance directory walking using libc fts.☆18Dec 12, 2023Updated 2 years ago
- Hardware Abstraction Layer (HAL) for NXP LPC800 series of microcontrollers, written in the Rust programming language☆35Oct 2, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 中林智之、井田健太が執筆した『基礎から学ぶ 組込みRust』 (C&R研究所) のサポートサイトです。☆112May 25, 2021Updated 5 years ago
- Let's write RISC-V CPU in Veryl!☆67Feb 12, 2026Updated 4 months ago
- Library of High Precision Sparse Matrix Operations Accelerated by SIMD☆44Jun 18, 2021Updated 5 years ago
- ☆56Sep 26, 2022Updated 3 years ago
- (wip) re-implementation xv6 in rust☆16Dec 13, 2018Updated 7 years ago
- [WIP] Yet another Erlang implementation in Rust☆34Feb 18, 2019Updated 7 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- A weather station☆41Jul 23, 2020Updated 5 years ago
- mDNS resolving crate for Rust☆14Jan 12, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- WebUSB implementation for usb-device.☆23Jan 3, 2026Updated 5 months ago
- Automated Integration of High-Level Synthesis FPGA Modules with ROS2 Systems☆24Dec 7, 2020Updated 5 years ago
- GFWX: Good, Fast Wavelet Codec (Rust)☆14Oct 29, 2025Updated 8 months ago
- The C3, SMT/SAT solver written in C.☆35Aug 10, 2025Updated 10 months ago
- simple text editor using rust language.☆14Apr 13, 2020Updated 6 years ago
- To futures-lite as futures-lite is to futures: smaller.☆54Dec 17, 2024Updated last year
- A safe and reliable process manager☆44Feb 17, 2020Updated 6 years ago
- The Depth programming language☆26Dec 31, 2019Updated 6 years ago
- ☆14Jun 29, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A ros_control implementation that adopts layered scheme☆35Jun 14, 2025Updated last year
- A nicer HDL.☆98Apr 8, 2017Updated 9 years ago
- A RISC-V based CPU in SystemVerilog☆11Jul 24, 2020Updated 5 years ago
- RISC-V kernel step-by-step implmenetation☆12Nov 12, 2019Updated 6 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆19Jun 15, 2020Updated 6 years ago
- ☆54Jul 25, 2024Updated last year
- roundtrip-free Rust to JavaScript "remote method invocation" or "distributed objects" system☆14Jun 4, 2025Updated last year