Alternatives and similar repositories for Verugent

Users that are interested in Verugent are comparing it to the libraries listed below

• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆46Updated 4 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 4 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆106Updated 3 years ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆199Updated last year
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆31Updated last year
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆54Updated last month
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• garasubo / erkos
  A prototype embedded operating system written in Rust
  ☆61Updated 3 years ago
• dalance / sdcx
  ☆14Updated last week
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆50Updated 2 months ago
• lmt-swallow / rvvisor
  [WIP] A tiny RISC-V hypervisor software written in Rust
  ☆27Updated 4 years ago
• msyksphinz-self / swimmer_rust
  RISC-V Simulator written in Rust
  ☆20Updated 5 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 5 years ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆105Updated 6 months ago
• SmithsDigitalForge / rust-hdl
  ☆30Updated 2 years ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 6 years ago
• ciniml / fpga_samples
  FPGA samples
  ☆23Updated 5 months ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 4 years ago
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago
• japaric / ultrascale-plus
  Rust on the Zynq UltraScale+ MPSoC
  ☆42Updated 6 years ago
• VLSI-JP / VLSI-JP.github.io
  ☆25Updated 2 weeks ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆262Updated last month
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• defermelowie / bare-metal-rust-on-riscv
  A Simple template for bare metal Rust on RISC-V
  ☆18Updated last year
• hitohira / yokyo
  ☆17Updated 2 years ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• tcr / hoodlum
  A nicer HDL.
  ☆96Updated 8 years ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆445Updated 5 months ago
• chadyuu / riscv-chisel-book
  ☆236Updated 2 years ago