RuSys / VerugentLinks
Verilog generation tool written in Rust
☆59Updated 2 years ago
Alternatives and similar repositories for Verugent
Users that are interested in Verugent are comparing it to the libraries listed below
Sorting:
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Updated 4 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆46Updated 4 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆106Updated 3 years ago
- Let's write RISC-V CPU in Veryl!☆50Updated 2 months ago
- Open source RISC-V IP core for FPGA/ASIC design☆31Updated last year
- An HDL embedded in Rust.☆199Updated last year
- A prototype embedded operating system written in Rust☆61Updated 3 years ago
- Verilator Porcelain☆48Updated last year
- RISC-V Simulator written in Rust☆20Updated 5 years ago
- Instruction set simulator for RISC-V☆53Updated 5 years ago
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆56Updated this week
- RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo☆13Updated 5 years ago
- ☆26Updated this week
- ☆14Updated last week
- [WIP] A tiny RISC-V hypervisor software written in Rust☆27Updated 4 years ago
- ☆30Updated 2 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆107Updated 6 months ago
- FPGA samples☆23Updated 5 months ago
- A Simple template for bare metal Rust on RISC-V☆18Updated last year
- The LLHD reference simulator.☆39Updated 4 years ago
- A simple CDCL(Conflict-Driven-Clause-Learning) SAT solver in Rust.☆38Updated last year
- ☆14Updated 5 years ago
- ☆236Updated 2 years ago
- PYNQ with Chisel and Rust☆26Updated 7 years ago
- ☆30Updated 2 years ago
- A hardware compiler based on LLHD and CIRCT☆263Updated last month
- RISCV Core written in Calyx☆17Updated last year
- ☆17Updated 2 years ago
- (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…☆25Updated 2 years ago
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year