microsoft / msr-cloakLinks
Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Transactional Memory"
☆14Updated 3 years ago
Alternatives and similar repositories for msr-cloak
Users that are interested in msr-cloak are comparing it to the libraries listed below
Sorting:
- SGXBounds: Memory Safety for Shielded Execution (compiler pass and runtime)☆33Updated 8 years ago
- LLVM with SGX support☆13Updated 7 years ago
- ☆37Updated 7 years ago
- memTrace, a framework for lightweight memory tracing☆58Updated 5 years ago
- ☆46Updated 6 years ago
- Delta Pointers: Buffer Overflow Checks Without the Checks (EuroSys'18)☆56Updated 3 years ago
- ☆12Updated 3 years ago
- Hypervisor implementation for x86_64 ISA MIT JOS☆34Updated 11 years ago
- ☆52Updated 3 years ago
- QEMU based emulation library for micro-architectural simulation (ARM64 and x86)☆43Updated 6 years ago
- Commodity Obfuscation Engine for Intel SGX☆20Updated 6 years ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆11Updated 8 years ago
- Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution☆33Updated 7 years ago
- PIN-based Fault-Injector is a fault injector based on the Intel PIN tool. For more information, please refer to the following paper:☆17Updated 7 years ago
- Memory access tracing QEMU☆98Updated 8 years ago
- Securing System Logs With Intel SGX☆15Updated 8 years ago
- Experimental setup of "Intel MPX explained"☆28Updated 5 years ago
- A tool to sample a QEMU-KVM's memory access pattern at page level based on Intel VT-x☆23Updated 6 years ago
- Securing Data Analytics on Intel SGX using Randomization☆12Updated 8 years ago
- Dynamic ControlFlow Graph and DataFlow Graph for Binary-based Optimization☆20Updated 8 years ago
- Compiler-based tool that protects Intel SGX applications against controlled-channel attacks☆27Updated 8 years ago
- ☆20Updated 3 years ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆14Updated 6 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago
- ☆40Updated 3 months ago
- ☆16Updated 6 years ago
- SMVs: Enforcing Least Privilege Memory Views for Multithreaded Applications☆13Updated 3 years ago
- Proof-of-concept implementation for the paper "SegScope: Probing Fine-grained Interrupts via Architectural Footprints" (HPCA'24)☆19Updated 10 months ago
- PCI device for qemu with mmio, pio, dma☆74Updated 8 years ago
- Open-source release for MemSentry (EuroSys'17)☆47Updated 4 years ago