yashpatel5400 / neuropath
A neural branch predictor tested using CPU emulator, testing both supervised learning and reinforcement learning (for COS 583: Great Moments in Computing at Princeton University)
☆15Updated 8 years ago
Alternatives and similar repositories for neuropath
Users that are interested in neuropath are comparing it to the libraries listed below
Sorting:
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 11 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- FPGA related files for ORAM☆13Updated 9 years ago
- ☆11Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated 10 months ago
- ☆13Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- DATuner Repository☆18Updated 6 years ago
- HLS branch of Halide☆76Updated 6 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆26Updated 11 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- ☆27Updated 7 years ago
- ☆81Updated 3 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 4 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ☆18Updated 11 months ago
- ☆11Updated 3 years ago
- ☆21Updated 2 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆14Updated 3 years ago
- Verilog AST☆21Updated last year