Alternatives and similar repositories for logisim-evolution

Users that are interested in logisim-evolution are comparing it to the libraries listed below

• PeterAaser / RISCV-FiveStage
  Marginally better than redstone
  ☆99Updated 5 years ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated 11 months ago
• firesim / icenet
  Network components (NIC, Switch) for FireBox
  ☆19Updated 9 months ago
• NayanaBannur / 8-bit-RISC-Processor
  A Verilog RTL model of a simple 8-bit RISC processor
  ☆14Updated 6 years ago
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆101Updated 5 years ago
• leros-dev / leros
  A Tiny Processor Core
  ☆110Updated 3 weeks ago
• schoeberl / wildcat
  An implementation of RISC-V
  ☆38Updated last month
• dkilfoyle / logic2
  Digital Logic Simulator
  ☆31Updated 4 years ago
• ucb-bar / testchipip
  ☆85Updated last month
• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆88Updated this week
• Obijuan / j1a-icestudio
  SwapForth J1a processor for Icestudio
  ☆12Updated 4 years ago
• schoeberl / lipsi
  Lipsi: Probably the Smallest Processor in the World
  ☆86Updated last year
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆159Updated 4 months ago
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆100Updated 2 years ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆137Updated 2 years ago
• IBM / hdl-tools
  Facilitates building open source tools for working with hardware description languages (HDLs)
  ☆64Updated 5 years ago
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆63Updated 2 years ago
• SteffenReith / J1Sc
  A reimplementation of a tiny stack CPU
  ☆85Updated last year
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆53Updated 6 years ago
• fukatani / awesome-hdl
  A curated list of awesome HDL, libraries, typical implementation and references.
  ☆38Updated 8 years ago
• merledu / nucleusrv
  NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.
  ☆73Updated this week
• os-chip-design / os-chip-design
  ☆23Updated 2 years ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆57Updated last year
• agra-uni-bremen / microrv32
  SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype
  ☆50Updated 9 months ago
• rubund / graywolf
  ☆112Updated 4 years ago
• damdoy / simple_riscv_cpu
  Verilog implementation of a simple riscv cpu
  ☆17Updated 3 years ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆46Updated 2 months ago
• antonblanchard / chiselwatt
  A tiny POWER Open ISA soft processor written in Chisel
  ☆110Updated 2 years ago
• ecilasun / NekoIchi
  A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board
  ☆30Updated 4 years ago
• FelipeFFerreira / ITA-CORES
  RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
  ☆47Updated last year