cornell-ece5745 / ece5745-tut5-asic-tools
☆24Updated this week
Related projects: ⓘ
- ECE 5745 Tutorial 8: SRAM Generators☆13Updated 2 years ago
- eyeriss-chisel3☆35Updated 2 years ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- Public release☆45Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆21Updated 4 years ago
- CNN accelerator☆26Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- SRAM☆19Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆16Updated 11 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆28Updated 4 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆43Updated 3 months ago
- ☆63Updated 2 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆11Updated 8 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆20Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆54Updated 4 years ago
- ☆81Updated 3 months ago
- ☆32Updated 5 years ago
- A repository for SystemC Learning examples☆60Updated last year
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 6 years ago
- Hot & Spicy tool suite☆23Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆30Updated last year
- HLS implemented systolic array structure☆38Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆44Updated 7 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- MAESTRO binary release☆21Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆57Updated 7 years ago
- ☆58Updated 5 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆19Updated 3 years ago