lb1244206405 / ZYNQ1_FPGA_422_HDLCLinks
include hdlc (miao), 422 grapher, 1553b
☆21Updated 6 years ago
Alternatives and similar repositories for ZYNQ1_FPGA_422_HDLC
Users that are interested in ZYNQ1_FPGA_422_HDLC are comparing it to the libraries listed below
Sorting:
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆59Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- MIPI CSI-2 RX☆37Updated 4 years ago
- development interface mil-std-1553b for system on chip☆23Updated 7 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 9 months ago
- ☆31Updated 5 years ago
- minimal code to access ps DDR from PL☆21Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆18Updated 5 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- ☆31Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated 2 weeks ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- QSPI for SoC☆23Updated 6 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆22Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆26Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆61Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- Testbenches for HDL projects☆22Updated this week
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些 与项目无关的东西☆36Updated 8 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆27Updated last year
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆51Updated last year
- Video Stream Scaler☆40Updated 11 years ago