Alternatives and similar repositories for riscv-code-speed-optimization:

Users that are interested in riscv-code-speed-optimization are comparing it to the libraries listed below

• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆19Updated last month
• cnrv / floating-point-guide
  《关于浮点运算：作为程序员都应该了解什么？》
  ☆28Updated 6 years ago
• ISRC-CAS / PLCT-OpenDay-2020
  PLCT实验室2020年开放日活动的演讲资料
  ☆13Updated 4 years ago
• riscvarchive / riscv-edk2-platforms
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆18Updated 3 years ago
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆15Updated 5 years ago
• ISRC-CAS / v8-riscv
  PLCT实验室 V8 for RISC-V 的主仓库。2020年完成部署。
  ☆23Updated 4 years ago
• Lichtso / riscv-llvm-templates
  Code templates to get started experimenting with the RISC-V LLVM toolchain
  ☆13Updated 6 years ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆14Updated 8 months ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• hellogcc / OSDT-Slides
  OSDT社区（HelloGCC、HelloLLVM）组织的活动中的报告
  ☆47Updated 4 years ago
• riscv-non-isa / riscv-uefi
  ☆29Updated 2 years ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆37Updated 2 years ago
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 6 years ago
• Minres / DBT-RISE-RISCV
  An instruction set simulator based on DBT-RISE implementing the RISC-V ISA
  ☆35Updated 5 months ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated last year
• vortexgpgpu / pocl
  a clone of POCL that includes RISC-V newlib devices support and Vortex
  ☆40Updated last month
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆77Updated last month
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆32Updated this week
• riscv / riscv-bfloat16
  ☆33Updated 8 months ago
• trivialmips / TrivialMIPS_Software
  Baremetal softwares for TrivialMIPS platform
  ☆11Updated 5 years ago
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆56Updated 5 years ago
• XUANTIE-RV / thead-extension-spec
  XuanTie vendor extension Instruction Set spec
  ☆34Updated last month
• cnrv / RISCV-East-Asia-Biweekly-Sync
  Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.
  ☆23Updated this week
• hellollvm / website
  website of hellollvm.org
  ☆38Updated last year
• OpenXiangShan / YunSuan
  This repo includes XiangShan's function units
  ☆18Updated 2 weeks ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆16Updated last week
• lmcad-unicamp / riscv-sbt
  RISC-V Static Binary Translator
  ☆17Updated 6 years ago
• riscv-non-isa / riscv-semihosting
  ☆28Updated 3 weeks ago