Alternatives and similar repositories for riscv-code-speed-optimization:

Users that are interested in riscv-code-speed-optimization are comparing it to the libraries listed below

• XUANTIE-RV / thead-extension-spec
  XuanTie vendor extension Instruction Set spec
  ☆34Updated 3 weeks ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆19Updated last month
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆14Updated 7 months ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• SchrodingerZhu / memcpy-amd64
  An implementation of memcpy for amd64 with clang/gcc
  ☆15Updated 3 years ago
• lmcad-unicamp / riscv-sbt
  RISC-V Static Binary Translator
  ☆16Updated 5 years ago
• ISRC-CAS / PLCT-OpenDay-2020
  PLCT实验室2020年开放日活动的演讲资料
  ☆13Updated 4 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆57Updated last week
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆74Updated last month
• vortexgpgpu / pocl
  a clone of POCL that includes RISC-V newlib devices support and Vortex
  ☆39Updated 2 weeks ago
• riscvarchive / riscv-edk2-platforms
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆18Updated 3 years ago
• cnrv / floating-point-guide
  《关于浮点运算：作为程序员都应该了解什么？》
  ☆29Updated 6 years ago
• hellogcc / OSDT-Slides
  OSDT社区（HelloGCC、HelloLLVM）组织的活动中的报告
  ☆46Updated 4 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆77Updated this week
• Minres / DBT-RISE-RISCV
  An instruction set simulator based on DBT-RISE implementing the RISC-V ISA
  ☆35Updated 4 months ago
• hellollvm / website
  website of hellollvm.org
  ☆38Updated last year
• riscv-non-isa / riscv-uefi
  ☆28Updated 2 years ago
• sifive / freedom-devicetree-tools
  A linker script generator for SiFive's Freedom platform
  ☆31Updated 3 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆45Updated last year
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆56Updated 5 years ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆37Updated 2 years ago
• trivialmips / TrivialMIPS_Software
  Baremetal softwares for TrivialMIPS platform
  ☆11Updated 5 years ago
• Lichtso / riscv-llvm-templates
  Code templates to get started experimenting with the RISC-V LLVM toolchain
  ☆13Updated 6 years ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆92Updated 3 months ago
• felsabbagh3 / Vortex
  RISC-V GPGPU
  ☆34Updated 4 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• rgwan / bapi-rv32i
  A extremely size-optimized RV32I soft processor for FPGA.
  ☆27Updated 6 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆43Updated last week
• sifive / riscv-llvm
  SiFive's LLVM working tree
  ☆85Updated 6 months ago
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆15Updated 5 years ago