tqyaaaaang / Hyper-OSLinks
Operating System Simulator
☆19Updated 6 years ago
Alternatives and similar repositories for Hyper-OS
Users that are interested in Hyper-OS are comparing it to the libraries listed below
Sorting:
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 3 years ago
- 对zircon内核的一些分析,欢迎补充!☆60Updated 5 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- Booting multi-processors on x86 bare-metal.☆11Updated 3 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 6 years ago
- 基于Rust语言的OS Kernel -- zCore☆19Updated 3 years ago
- Framework of pa code for THU compiler principle course.☆13Updated 5 years ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Updated 5 years ago
- An implementation of memcpy for amd64 with clang/gcc☆15Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- ☆10Updated 5 years ago
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆48Updated 3 years ago
- Warning: 🕳 ahead!☆16Updated 5 years ago
- RV32I by cats☆16Updated last year
- ☆10Updated 3 years ago
- An RISC-V experimental OS☆25Updated last year
- PLCT实验室2020年开放日活动的演讲资料☆13Updated 4 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- Tex source for talk slide.☆10Updated 4 years ago
- Relaxed Rust (for cats)☆16Updated 5 years ago
- Binary translation in Rust☆13Updated 5 years ago
- uCore OS Labs on Berkeley bootloader☆39Updated 7 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- Asynchronous OS kernel written in Rust.☆34Updated 4 years ago
- Yet Another File System (yfs) based on Paxos algorithm.☆16Updated 7 years ago
- User programs for rCore OS☆18Updated 3 years ago
- 可运行OS的RISCV-64的硬件模拟器设计与实现☆23Updated 4 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 4 months ago
- A router IP written in Verilog.☆13Updated 5 years ago