tqyaaaaang / Hyper-OS
Operating System Simulator
☆20Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Hyper-OS
- Framework of pa code for THU compiler principle course.☆13Updated 4 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- Yet Another File System (yfs) based on Paxos algorithm.☆16Updated 7 years ago
- PLCT实验室2020年开放日活动的演讲资料☆13Updated 3 years ago
- ☆10Updated 5 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 5 years ago
- 基于Rust语言的OS Kernel -- zCore☆18Updated 2 years ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Updated 5 years ago
- A naive key-value database as the project of Storage Technology Foundations course☆10Updated 5 years ago
- An implementation of memcpy for amd64 with clang/gcc☆15Updated 2 years ago
- 对zircon内核的一些分析,欢迎补充!☆58Updated 4 years ago
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆49Updated 2 years ago
- Relaxed Rust (for cats)☆16Updated 4 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Updated last year
- DIY Compiler☆45Updated 4 months ago
- Linux io_uring based c++ 20 coroutine library☆29Updated 2 years ago
- [WIP] Interval Analysis on LLVM IR☆12Updated 4 years ago
- Tex source for talk slide.☆10Updated 3 years ago
- A Rust style C++ library.☆19Updated 2 years ago
- Backend & Frontend for JieLabs☆22Updated last year
- Implements kernels with RISC-V Vector☆21Updated last year
- RV32I by cats☆17Updated last year
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Updated 5 years ago
- rCore_tutorial_tests☆10Updated 3 years ago
- Convert regex(es) to dfa.☆14Updated 3 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- A router IP written in Verilog.☆13Updated 4 years ago
- 《日常》☆18Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆54Updated 2 years ago