tqyaaaaang / Hyper-OSLinks
Operating System Simulator
☆19Updated 6 years ago
Alternatives and similar repositories for Hyper-OS
Users that are interested in Hyper-OS are comparing it to the libraries listed below
Sorting:
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- Yet Another File System (yfs) based on Paxos algorithm.☆16Updated 7 years ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Updated 5 years ago
- 对zircon内核的一些分析,欢迎补充!☆60Updated 5 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 3 years ago
- The x86_64 UEFI bootloader for rCore☆45Updated 2 years ago
- Framework of pa code for THU compiler principle course.☆13Updated 5 years ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆25Updated 6 years ago
- Baremetal softwares for TrivialMIPS platform☆11Updated 5 years ago
- An implementation of memcpy for amd64 with clang/gcc☆15Updated 3 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- User programs for rCore OS☆18Updated 3 years ago
- 基于Rust语言的OS Kernel -- zCore☆19Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Collection of Loongson products' public documentation☆78Updated 3 months ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- 《关于浮点运算:作为程序员都应该了解什么?》☆28Updated 7 years ago
- OSDT社区(HelloGCC、HelloLLVM)组织的活动中的报告☆47Updated 4 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 4 months ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 6 years ago
- uCore MIPS32 porting☆18Updated 5 years ago
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆48Updated 3 years ago
- RV32I by cats☆16Updated last year
- ☆10Updated 3 years ago
- Tex source for talk slide.☆10Updated 4 years ago
- PLCT实验室2020年开放日活动的演讲资料☆13Updated 4 years ago
- Relaxed Rust (for cats)☆16Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Updated last year