hCODE-FPGA / hCODELinks
☆24Updated 6 years ago
Alternatives and similar repositories for hCODE
Users that are interested in hCODE are comparing it to the libraries listed below
Sorting:
- A port of FreeRTOS for the RISC-V ISA☆77Updated 6 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆105Updated 8 years ago
- ☆167Updated 4 years ago
- ☆109Updated 6 years ago
- OpenRISC 1200 implementation☆174Updated 9 years ago
- OmniXtend cache coherence protocol☆82Updated 3 months ago
- Hardware design with Chisel☆34Updated 2 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆82Updated 3 years ago
- FAST☆38Updated 8 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- ☆45Updated 7 years ago
- EpicSim Project☆71Updated 4 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- Connectal is a framework for software-driven hardware development.☆172Updated last year
- The OpenRISC 1000 architectural simulator☆76Updated 4 months ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Updated 5 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆155Updated 4 months ago
- ☆13Updated 4 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆58Updated last year
- Helper scripts used to clone RISC-V related git repos inside China.☆15Updated 5 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆166Updated 2 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆79Updated 5 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆41Updated 10 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year