hCODE-FPGA / hCODELinks
☆24Updated 6 years ago
Alternatives and similar repositories for hCODE
Users that are interested in hCODE are comparing it to the libraries listed below
Sorting:
- ☆109Updated 6 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆105Updated 8 years ago
- A port of FreeRTOS for the RISC-V ISA☆76Updated 6 years ago
- ☆168Updated 4 years ago
- The OpenRISC 1000 architectural simulator☆76Updated 3 months ago
- OpenRISC 1200 implementation☆171Updated 9 years ago
- Connectal is a framework for software-driven hardware development.☆171Updated last year
- Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.☆54Updated 6 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆56Updated last year
- ☆43Updated 7 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- Helper scripts used to clone RISC-V related git repos inside China.☆15Updated 4 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆81Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- ☆64Updated 6 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Hardware design with Chisel☆34Updated 2 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆79Updated 5 years ago
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆41Updated 9 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆122Updated 2 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- ☆31Updated 4 months ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Updated 5 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆163Updated 2 years ago
- Chisel components for FPGA projects☆126Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago