hCODE-FPGA / hCODE
☆24Updated 6 years ago
Alternatives and similar repositories for hCODE:
Users that are interested in hCODE are comparing it to the libraries listed below
- ☆31Updated last week
- Support for Rocket Chip on Zynq FPGAs☆40Updated 5 years ago
- ☆109Updated 6 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆100Updated 6 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆54Updated last year
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- The OpenRISC 1000 architectural simulator☆74Updated 7 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆38Updated 4 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- Ethernet switch implementation written in Verilog☆44Updated last year
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated this week
- Linux Kernel for OpenPiton☆35Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆35Updated last year
- ☆85Updated 2 years ago
- ☆13Updated 4 years ago
- OmniXtend cache coherence protocol☆79Updated 4 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆35Updated 5 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆54Updated 4 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 8 months ago
- ☆43Updated 7 years ago
- Connectal is a framework for software-driven hardware development.☆166Updated last year
- ZC RISCV CORE☆13Updated 5 years ago
- Hardware design with Chisel☆31Updated 2 years ago