☆23Jan 30, 2019Updated 7 years ago
Alternatives and similar repositories for hCODE
Users that are interested in hCODE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SDN Controller New WebUI☆10Mar 14, 2016Updated 10 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- 《关于浮点运算：作为程序员都应该了解什么？》☆27Apr 17, 2018Updated 8 years ago
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 5 years ago
- Hoddarla is an OS project in Golang targeting RISC-V 64-bit system.☆12Oct 28, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆10Oct 8, 2021Updated 4 years ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Jun 19, 2026Updated last week
- A collection of demos for the STC89C52 chip that go along with my ongoing blog series about 8051 micro-controller derivatives.☆19Jan 26, 2026Updated 5 months ago
- C/C++ Dynamic Memory Analyzer (CMA)☆18Jul 29, 2014Updated 11 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 4 months ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- 开源SDN交换机项目-FAST 项目背景 现有SDN交换机开源项目（如OVS）主要基于软件编写，虽然其分组转发查表等功能在内核中实现，但分组转发性能仍然是主要问题。将软件SDN交换机的分组转发模块卸载到FPGA中实现，不仅能提高交换性能，而且利用FPGA可重…☆41Apr 23, 2017Updated 9 years ago
- ☆32Apr 7, 2014Updated 12 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- jyy os enhanced☆13Jul 10, 2025Updated 11 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- Prototype Optimization Coach for SpiderMonkey☆12May 1, 2015Updated 11 years ago
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- ☆18Jun 22, 2026Updated last week
- Power Service Layer Simulation Engine☆30Sep 28, 2021Updated 4 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- Aliyun Oss sync☆12Dec 8, 2013Updated 12 years ago
- 3D Printable DLP 3D printer☆12Mar 30, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Sep 8, 2017Updated 8 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated last week
- HDMI core in Chisel HDL☆54Mar 8, 2024Updated 2 years ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆17Nov 15, 2021Updated 4 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- A simplified implementation inspired by Cline☆10Mar 11, 2025Updated last year
- A connector to bridge a MXM port and a standard PCIe port☆13Jan 31, 2018Updated 8 years ago
- MIPI System Software Trace (MIPI SyS-T) – Example Code☆21Dec 14, 2023Updated 2 years ago
- Modified UEFI ROMs for macOS support☆11Sep 19, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- (Dis)assembler and analyzer generated from the machine-readable ARMv8.3-A specification☆28Jan 28, 2018Updated 8 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- A quick test to run LWIP via PCAP on a Linux docker image☆12Oct 21, 2021Updated 4 years ago
- ☆27Jul 27, 2017Updated 8 years ago
- Some fun with creating little collaborative browser things...☆11Apr 25, 2021Updated 5 years ago