hCODE-FPGA / hCODELinks
☆23Updated 6 years ago
Alternatives and similar repositories for hCODE
Users that are interested in hCODE are comparing it to the libraries listed below
Sorting:
- A port of FreeRTOS for the RISC-V ISA☆78Updated 6 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- ☆110Updated 7 years ago
- Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.☆54Updated 7 years ago
- ☆46Updated 8 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Updated 5 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆82Updated 3 years ago
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- ☆168Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- OmniXtend cache coherence protocol☆82Updated 6 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- OpenRISC 1200 implementation☆175Updated 10 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Hardware design with Chisel☆35Updated 2 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆105Updated 7 years ago
- The OpenRISC 1000 architectural simulator☆77Updated 7 months ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- Linux kernel driver for memory mapped PCIe - FPGA communication.☆86Updated 11 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Updated 6 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆158Updated 6 months ago
- EpicSim Project☆71Updated 4 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆78Updated 6 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated 2 weeks ago
- ☆13Updated 4 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago