drom / NCO
Little handy Numerically controlled oscillator (NCO) Verilog RTL
☆13Updated last year
Alternatives and similar repositories for NCO:
Users that are interested in NCO are comparing it to the libraries listed below
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- Extensible FPGA control platform☆59Updated last year
- DPLL for phase-locking to 1PPS signal☆31Updated 8 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆38Updated 2 weeks ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆92Updated 8 years ago
- assorted library of utility cores for amaranth HDL☆86Updated 6 months ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆53Updated last week
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- ☆30Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆103Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- Collection of projects for various FPGA development boards☆44Updated 10 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆79Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆105Updated 4 years ago
- ☆45Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆43Updated last week
- LiteX based FPGA gateware for Thunderscope.☆17Updated last month
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated last week
- Small footprint and configurable Inter-Chip communication cores☆56Updated 3 weeks ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆61Updated 2 years ago
- Prototype phase noise analyzer☆19Updated 4 years ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆59Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 weeks ago