drom / NCO
Little handy Numerically controlled oscillator (NCO) Verilog RTL
☆13Updated 11 months ago
Alternatives and similar repositories for NCO:
Users that are interested in NCO are comparing it to the libraries listed below
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆51Updated last week
- A basic Soft(Gate)ware Defined Radio architecture☆76Updated last year
- assorted library of utility cores for amaranth HDL☆85Updated 4 months ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- DPLL for phase-locking to 1PPS signal☆28Updated 8 years ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- ☆30Updated 3 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 9 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated last year
- ☆44Updated 2 years ago
- Prototype phase noise analyzer☆19Updated 4 years ago
- Small footprint and configurable JESD204B core☆40Updated 3 weeks ago
- GPS Disciplined Oscillator for high-precision timekeeping. More accurate than my Rubidium-based atomic clock.☆22Updated 5 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆65Updated 7 months ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆89Updated 8 years ago
- Extensible FPGA control platform☆56Updated last year
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆58Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆103Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆100Updated last year
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Collection of projects for various FPGA development boards☆43Updated 8 months ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆36Updated this week
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆81Updated 2 years ago
- AD9361 based USB3 SDR☆100Updated 7 years ago