Alternatives and similar repositories for riscv-os

Users that are interested in riscv-os are comparing it to the libraries listed below

• Alignof / hikami
  A lightweight Type-1 hypervisor for RISC-V H-extension, featuring RISC-V extension emulation.
  ☆51Updated 2 weeks ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• shioyadan / advanced-computer-organization
  ☆162Updated 11 months ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• msyksphinz-self / xv6_translate
  translation of XV6
  ☆49Updated 6 years ago
• nuta / microkernel-book
  『自作OSで学ぶマイクロカーネルの設計と実装』サポートサイト
  ☆233Updated 3 months ago
• HidenoriMatsubayashi / evisor
  Light-weight Bare Metal Hypervisor (Type 1) written in C++
  ☆61Updated 10 months ago
• cpu-dev / cpu-dev.github.io
  ☆16Updated 5 years ago
• Alignof / carron
  rv32/64imac emulator
  ☆32Updated 11 months ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated last year
• VLSI-JP / VLSI-JP.github.io
  ☆26Updated this week
• tnishinaga / kozos-rpi
  こちらは教育用自作組み込みOSであるKOZOSをRaspberry Piへ移植したものです。This is an KOZOS(http://kozos.jp/kozos/) port to Raspberry Pi.
  ☆20Updated 8 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 5 years ago
• horizon2038 / A9N
  A9N is a Capability-Based Microkernel in C++ with a Hardware Abstraction Layer (HAL) for easy portability and enhanced security.
  ☆46Updated this week
• msyksphinz-self / support_ca_llvm_book
  ☆142Updated last year
• caprese-project / caprese
  Caprese is a microkernel that protects resources with capability-based security.
  ☆18Updated last year
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• takeharukato / yatos
  Yet Another Teachable Operating System
  ☆35Updated 5 years ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated 4 months ago
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆50Updated 2 months ago
• PFLab-OS / Toshokan
  another abstraction layer for operating system developers
  ☆11Updated 5 years ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆36Updated 11 years ago
• sozysozbot / 2kmcc
  ☆29Updated 2 years ago
• nekomaru0510 / Violet
  ☆14Updated last month
• RIKEN-RCCS / MilvusVisor
  A thin-hypervisor that runs on aarch64 CPUs.
  ☆96Updated last month
• Alignof / cc_sakura
  a small self-hosting C compiler.
  ☆14Updated 2 years ago
• alphaKAI / cr0cd
  CR0.CD manipulate Linux Kernel Module as a proc filesystem
  ☆19Updated 6 years ago
• sugawara-bbbb / xv6-riscv-book
  Text describing xv6 on RISC-V
  ☆14Updated 5 years ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 4 years ago
• cupnes / x86_64_jisaku_os_samples
  ☆15Updated 5 years ago