Alternatives and similar repositories for cpu_core:

Users that are interested in cpu_core are comparing it to the libraries listed below

• shioyadan / advanced-computer-organization
  ☆154Updated 5 months ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated 2 months ago
• msyksphinz-self / xv6_translate
  translation of XV6
  ☆49Updated 6 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 7 months ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆151Updated 2 months ago
• VLSI-JP / VLSI-JP.github.io
  ☆21Updated this week
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 4 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆28Updated 6 months ago
• msyksphinz-self / support_ca_llvm_book
  ☆142Updated 6 months ago
• ytoyoyama / interface_trykernel
  Interface 2023年7月号 特集「ゼロから作るOS」配布プログラム
  ☆67Updated last month
• cpu-dev / cpu-dev.github.io
  ☆15Updated 4 years ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆35Updated 11 years ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• k-mrm / Pilevisor
  aarch64 thin hypervisor for resource aggregation
  ☆34Updated last year
• yubrot / ors
  An experimental OS implementation with Rust
  ☆29Updated 2 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆101Updated 3 years ago
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆19Updated 4 months ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 5 years ago
• tanakamura / pllp
  ☆63Updated last year
• Alignof / Human_C_Compiler_Contest
  HCCC -Human C Compiler Contest-
  ☆48Updated last year
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 4 years ago
• uchan-nos / opela
  Operating and Language processing system
  ☆26Updated 3 years ago
• Alignof / carron
  rv32/64imac emulator
  ☆31Updated 5 months ago
• nuta / microkernel-book
  『自作OSで学ぶマイクロカーネルの設計と実装』サポートサイト
  ☆203Updated 3 weeks ago
• caprese-project / caprese
  Caprese is a microkernel that protects resources with capability-based security.
  ☆17Updated 11 months ago
• peta-okechan / xv6textjp
  xv6のテキスト(book-rev6.pdf)を超適当翻訳してPDF化したもの
  ☆28Updated 11 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆44Updated 3 years ago
• ep2k / epGB
  Game Boy / Game Boy Color emulator running on an FPGA
  ☆17Updated 6 months ago