Alternatives and similar repositories for cpu_core:

Users that are interested in cpu_core are comparing it to the libraries listed below

• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• shioyadan / advanced-computer-organization
  ☆153Updated 4 months ago
• msyksphinz-self / xv6_translate
  translation of XV6
  ☆49Updated 6 years ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated last month
• msyksphinz-self / support_ca_llvm_book
  ☆142Updated 6 months ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆28Updated 5 months ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 4 years ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆150Updated 2 months ago
• ytoyoyama / interface_trykernel
  Interface 2023年7月号 特集「ゼロから作るOS」配布プログラム
  ☆67Updated 3 weeks ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 6 months ago
• tanakamura / pllp
  ☆63Updated last year
• chadyuu / riscv-chisel-book
  ☆222Updated last year
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆27Updated 11 months ago
• VLSI-JP / VLSI-JP.github.io
  ☆19Updated last month
• cpu-dev / cpu-dev.github.io
  ☆15Updated 4 years ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 5 years ago
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆19Updated 3 months ago
• sarisia / mikanos-docker
  Docker Image for developing MikanOS
  ☆97Updated last week
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆101Updated 3 years ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆35Updated 10 years ago
• tomoyuki-nakabayashi / Embedded-Rust-from-Basics
  中林智之、井田健太が執筆した『基礎から学ぶ 組込みRust』 (C&R研究所) のサポートサイトです。
  ☆106Updated 3 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆44Updated 3 years ago
• ep2k / epGB
  Game Boy / Game Boy Color emulator running on an FPGA
  ☆17Updated 6 months ago
• k-mrm / Pilevisor
  aarch64 thin hypervisor for resource aggregation
  ☆34Updated last year
• uchan-nos / opela
  Operating and Language processing system
  ☆26Updated 3 years ago
• takenobu-hs / cpu-assembly-examples
  CPU assembly examples
  ☆77Updated 8 months ago
• yubrot / ors
  An experimental OS implementation with Rust
  ☆29Updated 2 years ago
• nananapo / veryl-riscv-book
  Write RISC-V CPU in Veryl
  ☆23Updated 3 weeks ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago