Alternatives and similar repositories for cpu_core

Users that are interested in cpu_core are comparing it to the libraries listed below

• shioyadan / advanced-computer-organization
  ☆181Updated last year
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆39Updated 8 months ago
• VLSI-JP / VLSI-JP.github.io
  ☆27Updated last month
• msyksphinz-self / support_ca_llvm_book
  ☆142Updated last year
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆57Updated last week
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated last year
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆32Updated last year
• chadyuu / riscv-chisel-book
  ☆236Updated 2 years ago
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆26Updated last year
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆108Updated 3 years ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆165Updated 4 months ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• msyksphinz-self / xv6_translate
  translation of XV6
  ☆49Updated 7 years ago
• k-mrm / Pilevisor
  aarch64 thin hypervisor for resource aggregation
  ☆36Updated 8 months ago
• i4kimura / chisel-minicpu
  ☆14Updated 6 years ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• nuta / microkernel-book
  『自作OSで学ぶマイクロカーネルの設計と実装』サポートサイト
  ☆251Updated 7 months ago
• ep2k / epGB
  Game Boy / Game Boy Color emulator running on an FPGA
  ☆18Updated last month
• fujitsu / A64FX
  ☆471Updated 2 years ago
• cpu-dev / cpu-dev.github.io
  ☆16Updated 5 years ago
• tanakamura / pllp
  ☆63Updated 2 years ago
• ytoyoyama / interface_trykernel
  Interface 2023年7月号 特集「ゼロから作るOS」配布プログラム
  ☆74Updated 11 months ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆54Updated 5 years ago
• Alignof / hikami
  A lightweight Type-1 hypervisor for RISC-V H-extension, featuring RISC-V extension emulation. (on Milk-V Megrez)
  ☆55Updated 2 weeks ago
• Alignof / HCCC_Tutorial
  ☆33Updated 2 years ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆36Updated 11 years ago
• osdev-jp / osdev-jp.github.io
  ☆169Updated 2 weeks ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 6 years ago