Alternatives and similar repositories for cpu_core:

Users that are interested in cpu_core are comparing it to the libraries listed below

• shioyadan / advanced-computer-organization
  ☆156Updated 6 months ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated 3 months ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆28Updated 7 months ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 8 months ago
• VLSI-JP / VLSI-JP.github.io
  ☆22Updated last month
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆22Updated 5 months ago
• msyksphinz-self / xv6_translate
  translation of XV6
  ☆49Updated 6 years ago
• msyksphinz-self / support_ca_llvm_book
  ☆142Updated 8 months ago
• cpu-dev / cpu-dev.github.io
  ☆15Updated 5 years ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆154Updated 4 months ago
• ytoyoyama / interface_trykernel
  Interface 2023年7月号 特集「ゼロから作るOS」配布プログラム
  ☆67Updated 2 months ago
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆44Updated 3 years ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 5 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆103Updated 3 years ago
• i4kimura / chip_architect
  Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html
  ☆11Updated 6 years ago
• uchan-nos / opela
  Operating and Language processing system
  ☆26Updated 3 years ago
• chadyuu / riscv-chisel-book
  ☆225Updated 2 years ago
• tanakamura / pllp
  ☆63Updated last year
• k-mrm / Pilevisor
  aarch64 thin hypervisor for resource aggregation
  ☆34Updated last year
• ep2k / epGB
  Game Boy / Game Boy Color emulator running on an FPGA
  ☆17Updated 8 months ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 4 years ago
• nananapo / veryl-riscv-book
  Write RISC-V CPU in Veryl
  ☆24Updated 2 months ago
• Alignof / Human_C_Compiler_Contest
  HCCC -Human C Compiler Contest-
  ☆48Updated last year
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆35Updated 11 years ago
• kamiyaowl / rv32i-sim
  RISC-V Software Simulation
  ☆20Updated 5 years ago
• Alignof / cc_sakura
  a small self-hosting C compiler.
  ☆14Updated last year