Alternatives and similar repositories for KyogenRV:

Users that are interested in KyogenRV are comparing it to the libraries listed below

• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 9 months ago
• ryuz / jelly
  Original FPGA platform
  ☆62Updated this week
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated last year
• vengineer-systemverilog / All-of-SystemVerilog
  みんなのSystemVerilog
  ☆19Updated 2 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆105Updated 3 years ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆37Updated 5 months ago
• ciniml / fpga_samples
  FPGA samples
  ☆23Updated 2 months ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆58Updated last year
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆104Updated 3 months ago
• munetomo-maruyama / mmRISC-1
  RISC-V RV32IMAFC Core for MCU
  ☆36Updated 3 months ago
• sakura-internet / nvme-pcie-to-fabrics-proxy
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆21Updated 2 years ago
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆21Updated 4 years ago
• chadyuu / riscv-chisel-book
  ☆230Updated 2 years ago
• aquaxis / FPGAMAG18
  FPGA Magazine No.18 - RISC-V
  ☆17Updated 7 years ago
• onikiri / onikiri2
  ☆39Updated 8 months ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• shioyadan / meno
  Meno is a tool that visualizes hierarchical data, such as the sizes of directory trees or synthesized circuit sizes. It can be built into…
  ☆11Updated last month
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 4 years ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆158Updated 5 months ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 5 years ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆35Updated 11 years ago
• nananapo / veryl-riscv-book
  Write RISC-V CPU in Veryl
  ☆31Updated last month
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago
• MakeLSI / OpenRule1um
  Open design rule (1um)
  ☆18Updated 2 years ago
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆20Updated 2 years ago
• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆52Updated 8 years ago
• synthesijer / synthesijer
  ☆52Updated 9 months ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆83Updated 6 months ago
• pkorolov / zynq-fpga
  RISC-V Rocket on the Digilent Zybo Board
  ☆21Updated 10 years ago