ryuz / jelly
Original FPGA platform
☆59Updated this week
Alternatives and similar repositories for jelly:
Users that are interested in jelly are comparing it to the libraries listed below
- 10G Ethernet MAC implementation☆21Updated 4 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated last year
- Polyphony is Python based High-Level Synthesis compiler.☆103Updated last month
- みんなのSystemVerilog☆19Updated 2 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- Open source RISC-V IP core for FPGA/ASIC design☆30Updated 8 months ago
- Basic Common Modules☆37Updated 3 months ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆44Updated 3 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated 10 months ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆52Updated 8 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆102Updated 3 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…☆20Updated 2 years ago
- RISC-V RV32IMAFC Core for MCU☆36Updated last month
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆154Updated 3 months ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆26Updated 3 years ago
- FPGA Magazine No.18 - RISC-V☆17Updated 7 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- ☆53Updated 2 years ago
- ☆38Updated 7 years ago
- Vivadoの操作を自動化する☆13Updated 4 years ago
- ☆14Updated 8 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 4 years ago
- Implementation VexRiscv on ultra96☆12Updated 2 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆161Updated last year
- ☆52Updated 7 months ago
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆25Updated 8 years ago
- Zynq PR Management☆12Updated 8 years ago
- FPGA samples☆23Updated last week
- ☆54Updated 2 years ago