Original FPGA platform
☆74Feb 28, 2026Updated 3 weeks ago
Alternatives and similar repositories for jelly
Users that are interested in jelly are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆172Aug 12, 2025Updated 7 months ago
- ☆38Mar 26, 2017Updated 8 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆132Aug 14, 2025Updated 7 months ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆108Jan 29, 2022Updated 4 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆76Feb 13, 2022Updated 4 years ago
- User space mappable dma buffer device driver for Linux.☆672Mar 12, 2026Updated last week
- a free, portable, minimalist, work-in-progress RTPS implementation☆12Nov 1, 2017Updated 8 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆168Nov 12, 2025Updated 4 months ago
- Vivadoの操作を自動化する☆13Feb 15, 2021Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- ☆15Jul 3, 2024Updated last year
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 4 years ago
- X.org graphics driver for ARM graphics(with Zynq UltraScale+ MPSoC)☆15Sep 29, 2022Updated 3 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆362Oct 17, 2023Updated 2 years ago
- みんなのSystemVerilog☆19May 12, 2022Updated 3 years ago
- Python like C++ Argument parser☆18Jun 16, 2019Updated 6 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- FPGA GPU design for DE1-SoC☆73Dec 27, 2021Updated 4 years ago
- ☆15Apr 17, 2022Updated 3 years ago
- Basic Common Modules☆46Mar 18, 2026Updated last week
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- ☆18Feb 18, 2021Updated 5 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- Open-source Software Platform Based on TOPPERS/ASP Kernel, mbed and Arduino Library for Renesas GR-PEACH.☆12Mar 25, 2020Updated 6 years ago
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 6 years ago
- ☆21Sep 26, 2025Updated 5 months ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- ☆16Jul 3, 2025Updated 8 months ago
- Antmicro's open hardware 3G SDI into MIPI CSI-2 converter☆61Apr 4, 2024Updated last year
- FPGA for uSDR☆21Feb 22, 2026Updated last month
- Repo is used to store Doxygen documentation for BM drivers☆22Nov 26, 2025Updated 3 months ago
- Zynq-Feather brings the power of a Xilinx Zynq SoC (ARM + FPGA) into the compact Adafruit Feather form factor — enabling modular, high-pe…☆49Apr 16, 2021Updated 4 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆20Jun 4, 2020Updated 5 years ago