Original FPGA platform
☆77Oct 29, 2026Updated this week
Alternatives and similar repositories for jelly
Users that are interested in jelly are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆183Aug 12, 2025Updated last year
- ☆38Mar 26, 2017Updated 9 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆136Aug 14, 2025Updated last year
- AmorphOS open source FPGA operating system project☆10Apr 16, 2020Updated 6 years ago
- Open-source Software Platform Based on TOPPERS/ASP Kernel, mbed and Arduino Library for Renesas GR-PEACH.☆12Mar 25, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- Tang Nano 20K top level module for Dar's Vectrex☆11Nov 14, 2023Updated 2 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆109Jan 29, 2022Updated 4 years ago
- Vivadoの操作を自動化する☆13Feb 15, 2021Updated 5 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 3 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆173Nov 12, 2025Updated 11 months ago
- User space mappable dma buffer device driver for Linux.☆703Oct 27, 2026Updated last week
- ☆10Jan 25, 2023Updated 3 years ago
- a free, portable, minimalist, work-in-progress RTPS implementation☆12Nov 1, 2017Updated 9 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- KlusterLab is an open FPGA development platform designed for experimenting with high-speed interfaces and formally verified IP cores.☆15Jul 17, 2025Updated last year
- 从文本提示词到3D模型的自动化流水线☆17Apr 18, 2026Updated 6 months ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 5 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 7 months ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 5 years ago
- ☆16Oct 23, 2026Updated last week
- X.org graphics driver for ARM graphics(with Zynq UltraScale+ MPSoC)☆15Sep 29, 2022Updated 4 years ago
- FPGA samples☆30Updated this week
- Python like C++ Argument parser☆18Jun 16, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆15Jul 3, 2024Updated 2 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆368Oct 17, 2023Updated 3 years ago
- Zynq-Feather brings the power of a Xilinx Zynq SoC (ARM + FPGA) into the compact Adafruit Feather form factor — enabling modular, high-pe…☆49Apr 16, 2021Updated 5 years ago
- "The Drop" ASIC 640x480 60Hz audio visual demo☆14Feb 11, 2026Updated 8 months ago
- Master-thesis-final☆20Oct 9, 2023Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆16Nov 4, 2020Updated 5 years ago
- intel を越える☆16Jun 4, 2017Updated 9 years ago
- ☆14Feb 19, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 11 years ago
- ☆56Jul 25, 2024Updated 2 years ago
- Port of the ao486 FPGA VGA core to run on PCI local bus w/hardware☆14May 9, 2026Updated 5 months ago
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 7 years ago
- DDR3 frame buffer in Verilog, for Gowin FPGA☆13Sep 1, 2025Updated last year
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago