ryuz / jellyLinks
Original FPGA platform
☆65Updated this week
Alternatives and similar repositories for jelly
Users that are interested in jelly are comparing it to the libraries listed below
Sorting:
- 10G Ethernet MAC implementation☆21Updated 4 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Updated 4 years ago
- みんなのSystemVerilog☆19Updated 3 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated last year
- Basic Common Modules☆38Updated 2 weeks ago
- Open source RISC-V IP core for FPGA/ASIC design☆30Updated 10 months ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆129Updated last year
- RISC-V RV32IMAFC Core for MCU☆37Updated 4 months ago
- Polyphony is Python based High-Level Synthesis compiler.☆105Updated 4 months ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆105Updated 3 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- FPGA Magazine No.18 - RISC-V☆17Updated 7 years ago
- (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…☆21Updated 2 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 6 years ago
- ☆38Updated 8 years ago
- ☆53Updated 2 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆52Updated 8 years ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆158Updated 6 months ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Updated 5 years ago
- Vivadoの操作を自動化する☆13Updated 4 years ago
- RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo☆13Updated 5 years ago
- autonomous driving contest reference kit☆10Updated 3 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆162Updated last year
- ☆14Updated 8 years ago
- Meno is a tool that visualizes hierarchical data, such as the sizes of directory trees or synthesized circuit sizes. It can be built into…☆12Updated last month
- Implementation VexRiscv on ultra96☆12Updated 3 years ago
- FPGA samples☆23Updated 3 months ago
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆25Updated 8 years ago
- ☆52Updated 10 months ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 4 years ago