Let's write RISC-V CPU in Veryl!
☆63Feb 12, 2026Updated last month
Alternatives and similar repositories for veryl-riscv-book
Users that are interested in veryl-riscv-book are comparing it to the libraries listed below
Sorting:
- Latte's C Compiler☆23Updated this week
- Veryl: A Modern Hardware Description Language☆897Updated this week
- ☆143Jul 25, 2024Updated last year
- 京都工芸繊維大学2021年度講義「言語処理プログラミング」の成果物です☆14Jan 18, 2026Updated 2 months ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- ☆21Sep 26, 2025Updated 5 months ago
- A set of Lisp-1 implementations that share the VM instruction set, built-in functions, and the bootstrapping code☆23Jun 6, 2024Updated last year
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆22Mar 3, 2025Updated last year
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 2 years ago
- A Lisp for Scientific Computing written in Rust☆28Apr 4, 2025Updated 11 months ago
- ☆21Mar 12, 2026Updated last week
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- A curated list of awesome Rust checkers☆66Feb 3, 2026Updated last month
- An extended version of Brainfuck with parallel processing and locking support☆25Aug 15, 2025Updated 7 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Mar 5, 2026Updated 2 weeks ago
- FPGA samples☆25Sep 25, 2025Updated 5 months ago
- 未踏応募書類と成果報告書☆49Feb 20, 2024Updated 2 years ago
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- Arduino: 復数のUARTデバイスを扱える SoftwareSerial の代替ライブラリ☆14Jul 19, 2019Updated 6 years ago
- uCsim microcontroller simulator☆26Mar 13, 2026Updated last week
- Erlang language server☆25Mar 2, 2026Updated 2 weeks ago
- Basic Common Modules☆46Mar 11, 2026Updated last week
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- Kuroko is a small tool to convert from EMF to PDF. A typical use of this tool is to create PDF files from PowerPoint/Excel for use in LaT…☆39May 7, 2024Updated last year
- original 8bit CPU of ICF3-Z☆12Feb 20, 2020Updated 6 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆465Nov 4, 2025Updated 4 months ago
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Jul 9, 2021Updated 4 years ago
- ☆15Jan 1, 2024Updated 2 years ago
- MaxTCP proxies a TCP connection with multiple TCP connections.☆19Feb 6, 2018Updated 8 years ago
- My own Rust implementation of Mal (Make a Lisp)☆14Jul 25, 2019Updated 6 years ago
- In love with Atalanta☆15Feb 28, 2025Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- 『StanとRでベイズ統計モデリング』のPython/Pyroによる再現実装☆18Jan 31, 2019Updated 7 years ago
- 『Pythonで学ぶテキストマイニング』☆20May 3, 2023Updated 2 years ago
- A digital logic simulation of the IBM CGA card☆20Dec 14, 2025Updated 3 months ago
- SystemVerilog linter☆378Nov 6, 2025Updated 4 months ago
- From-Classification-to-Clinical☆12Apr 26, 2024Updated last year
- ☆45Oct 19, 2025Updated 5 months ago
- 🐦⬛ A bracket-based lightweight markup language that extends commands with WebAssembly☆73Nov 20, 2025Updated 4 months ago