Alternatives and similar repositories for veryl-riscv-book:

Users that are interested in veryl-riscv-book are comparing it to the libraries listed below

• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆58Updated last year
• VLSI-JP / VLSI-JP.github.io
  ☆22Updated last month
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆44Updated 3 years ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• shioyadan / advanced-computer-organization
  ☆156Updated 6 months ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 8 months ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆103Updated 3 years ago
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated 3 months ago
• ciniml / fpga_samples
  FPGA samples
  ☆23Updated 3 weeks ago
• lemolatoon / toy-shakyo
  ☆14Updated last year
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆103Updated last month
• cpu-dev / cpu-dev.github.io
  ☆15Updated 5 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆28Updated 7 months ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 4 years ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• Alignof / cc_sakura
  a small self-hosting C compiler.
  ☆14Updated last year
• Cra2yPierr0t / risc-v
  RISC-VのCPU作った
  ☆20Updated 5 years ago
• onikiri / onikiri2
  ☆39Updated 6 months ago
• tomabou / cpu_core
  ☆9Updated 5 years ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆37Updated 3 months ago
• chadyuu / riscv-chisel-book
  ☆225Updated 2 years ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 5 years ago
• Hara-Laboratory / subrisc
  SubRISC: Simple Instruction-Set Computer for IoT edge devices
  ☆16Updated 6 years ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆35Updated this week
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆22Updated 5 months ago
• Alignof / hikami
  A lightweight Type-1 hypervisor for RISC-V H-extension, featuring RISC-V extension emulation.
  ☆51Updated 2 weeks ago
• msyksphinz-self / support_ca_llvm_book
  ☆142Updated 8 months ago