Let's write RISC-V CPU in Veryl!
☆63Feb 12, 2026Updated 2 months ago
Alternatives and similar repositories for veryl-riscv-book
Users that are interested in veryl-riscv-book are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Veryl: A Modern Hardware Description Language☆921Updated this week
- ☆142Jul 25, 2024Updated last year
- 京都工芸繊維大学2021年度講義「言語処理プログラミング」の成果物です☆14Mar 26, 2026Updated last month
- ☆21Sep 26, 2025Updated 7 months ago
- A set of Lisp-1 implementations that share the VM instruction set, built-in functions, and the bootstrapping code☆23Jun 6, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆22Mar 3, 2025Updated last year
- A Lisp for Scientific Computing written in Rust☆30Apr 4, 2025Updated last year
- ☆21Apr 15, 2026Updated 2 weeks ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- An extended version of Brainfuck with parallel processing and locking support☆25Aug 15, 2025Updated 8 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆101Updated this week
- FPGA samples☆27Sep 25, 2025Updated 7 months ago
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last week
- ☆12Oct 14, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Arduino: 復数のUARTデバイスを扱える SoftwareSerial の代替ライブラリ☆14Jul 19, 2019Updated 6 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 6 years ago
- LL(k) and LALR(1) parser generator for Rust and C#☆234Updated this week
- Erlang language server☆26Mar 19, 2026Updated last month
- Basic Common Modules☆48Mar 18, 2026Updated last month
- Digital Design with Chisel☆10Dec 2, 2021Updated 4 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆38Jul 9, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- MaxTCP proxies a TCP connection with multiple TCP connections.☆19Feb 6, 2018Updated 8 years ago
- ☆15Jan 1, 2024Updated 2 years ago
- My own Rust implementation of Mal (Make a Lisp)