Alternatives and similar repositories for veryl-riscv-book

Users that are interested in veryl-riscv-book are comparing it to the libraries listed below

• VLSI-JP / VLSI-JP.github.io
  ☆26Updated last week
• shioyadan / advanced-computer-organization
  ☆171Updated last year
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• msyksphinz-self / support_ca_llvm_book
  ☆142Updated last year
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆25Updated 11 months ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated last year
• Alignof / carron
  rv32/64imac emulator
  ☆32Updated last year
• i4kimura / chisel-minicpu
  ☆14Updated 6 years ago
• Alignof / hikami
  A lightweight Type-1 hypervisor for RISC-V H-extension, featuring RISC-V extension emulation.
  ☆52Updated last week
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated 5 months ago
• cpu-dev / cpu-dev.github.io
  ☆16Updated 5 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆107Updated 3 years ago
• uchan-nos / opela
  Operating and Language processing system
  ☆26Updated 4 years ago
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆59Updated 2 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆47Updated 4 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆31Updated last year
• nuta / microkernel-book
  『自作OSで学ぶマイクロカーネルの設計と実装』サポートサイト
  ☆241Updated 4 months ago
• sozysozbot / 2kmcc
  ☆29Updated 2 years ago
• lemolatoon / toy-shakyo
  ☆14Updated last year
• caprese-project / caprese
  Caprese is a microkernel that protects resources with capability-based security.
  ☆18Updated last year
• Alignof / cc_sakura
  a small self-hosting C compiler.
  ☆14Updated 2 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 5 years ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• msyksphinz-self / xv6_translate
  translation of XV6
  ☆49Updated 7 years ago
• doraneko94 / sevendayshpc.rs
  WIP: 一週間でなれる！スパコンプログラマ Rust版
  ☆38Updated 4 years ago
• takenobu-hs / cpu-assembly-examples
  CPU assembly examples
  ☆83Updated last year
• horizon2038 / A9N
  A9N is a Capability-Based Microkernel in C++ with a Hardware Abstraction Layer (HAL) for easy portability and enhanced security.
  ☆47Updated last week
• s7tya / gakicc
  A toy C compiler written in Rust that emits RISC-V assembly.
  ☆30Updated last month
• ep2k / epGB
  Game Boy / Game Boy Color emulator running on an FPGA
  ☆18Updated last year