nananapo / veryl-riscv-bookView external linksLinks
Let's write RISC-V CPU in Veryl!
☆62Updated this week
Alternatives and similar repositories for veryl-riscv-book
Users that are interested in veryl-riscv-book are comparing it to the libraries listed below
Sorting:
- ☆143Jul 25, 2024Updated last year
- A Python to VHDL compiler☆17Apr 28, 2025Updated 9 months ago
- ☆21Updated this week
- PySpeos is a Python library that gathers functionalities and tools based on Speos software remote API☆18Updated this week
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆22Mar 3, 2025Updated 11 months ago
- (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…☆27Feb 7, 2023Updated 3 years ago
- Code generation tool for control and status registers☆443Jan 7, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆86Updated this week
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 2 years ago
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- LL(k) and LALR(1) parser generator for Rust☆233Updated this week
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- A template to create your own literature survey engine☆11Feb 9, 2026Updated last week
- WebGPU/WebGL accelerated numpy-compatible array library for web browser☆44Mar 4, 2025Updated 11 months ago
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Jul 9, 2021Updated 4 years ago
- ConfigParser class with AES-256 symmetric encryption support☆10Mar 8, 2024Updated last year
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- The receiver side dsp library in Matlab☆10Jun 1, 2018Updated 7 years ago
- A 9x9 Go (Weiqi/Baduk) Engine☆12Nov 5, 2021Updated 4 years ago
- Programmatically generated PCB libraries facilitating robust electronic product design.☆17Dec 15, 2025Updated 2 months ago
- Hands-on Tutorial: Introduction to Git and GitHub☆11Oct 17, 2024Updated last year
- ☆13Dec 14, 2025Updated 2 months ago
- Complexity analysis in Lean☆10Feb 5, 2024Updated 2 years ago
- 小游戏的模板框架☆10Feb 5, 2026Updated last week
- Tutorial on building a gpu compiler backend in LLVM☆54Jan 11, 2025Updated last year
- ☆43Aug 21, 2024Updated last year
- Library of High Precision Sparse Matrix Operations Accelerated by SIMD☆44Jun 18, 2021Updated 4 years ago
- From-Classification-to-Clinical☆12Apr 26, 2024Updated last year
- Implementation of Butler-Portugal algorithm for tensor canonicalization in Rust☆18Updated this week
- Adds support for the NBT format used by Minecraft to Intellij☆10Jan 1, 2026Updated last month
- A program and library for prototyping and debugging PyTorch models in Haskell☆15Aug 11, 2023Updated 2 years ago
- ☆11Apr 28, 2020Updated 5 years ago
- ngx_mruby cli tool☆10Aug 14, 2019Updated 6 years ago
- Simple and elegants plymouth themes☆14Aug 31, 2025Updated 5 months ago
- 🧊 Tests for stpyvista deployed in streamlit community cloud☆13Updated this week