Alternatives and similar repositories for core

Users that are interested in core are comparing it to the libraries listed below

• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆31Updated last year
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆106Updated 3 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 4 years ago
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆25Updated 9 months ago
• tmatsuya / wiki
  ☆38Updated 8 years ago
• ep2k / epGB
  Game Boy / Game Boy Color emulator running on an FPGA
  ☆17Updated 11 months ago
• VLSI-JP / VLSI-JP.github.io
  ☆24Updated 3 weeks ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• msyksphinz-self / xv6_translate
  translation of XV6
  ☆49Updated 6 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated 11 months ago
• chadyuu / riscv-chisel-book
  ☆234Updated 2 years ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated 3 months ago
• sakura-internet / nvme-pcie-to-fabrics-proxy
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆21Updated 2 years ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆36Updated 11 years ago
• i4kimura / chip_architect
  Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html
  ☆11Updated 6 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 4 years ago
• shioyadan / advanced-computer-organization
  ☆161Updated 10 months ago
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆50Updated last month
• envzhu / semzhu-visor
  Semzhu-Visor; a small embedded hypervisor on AArch64 on qemu
  ☆10Updated 6 years ago
• tomabou / cpu_core
  ☆9Updated 5 years ago
• k-mrm / Pilevisor
  aarch64 thin hypervisor for resource aggregation
  ☆36Updated 3 months ago
• liva / xhci_uio
  ☆28Updated 7 years ago
• virtualsecureplatform / V2TT
  This is the repository for the transpiler to compile Verilog to C++ code with TFHE library.
  ☆18Updated 5 years ago
• ryuz / jelly
  Original FPGA platform
  ☆68Updated last week
• onikiri / onikiri2
  ☆39Updated 10 months ago
• cpu-dev / cpu-dev.github.io
  ☆15Updated 5 years ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆162Updated last month