Alternatives and similar repositories for poyo-v

Users that are interested in poyo-v are comparing it to the libraries listed below

• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆108Updated 3 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 4 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆54Updated 5 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆46Updated 4 years ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆107Updated 9 months ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆36Updated 11 years ago
• onikiri / onikiri2
  ☆39Updated last year
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆163Updated 2 months ago
• tmatsuya / wiki
  ☆38Updated 8 years ago
• i4kimura / chisel-minicpu
  ☆14Updated 6 years ago
• ryuz / jelly
  Original FPGA platform
  ☆70Updated last week
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 5 years ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 6 years ago
• VLSI-JP / VLSI-JP.github.io
  ☆26Updated last month
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆59Updated 2 years ago
• shioyadan / advanced-computer-organization
  ☆176Updated last year
• sakura-internet / nvme-pcie-to-fabrics-proxy
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆25Updated 2 years ago
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆57Updated last week
• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆53Updated 8 years ago
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆26Updated last year
• msyksphinz-self / xv6_translate
  translation of XV6
  ☆49Updated 7 years ago
• aquaxis / synverll
  ☆15Updated 9 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated last year
• vengineer-systemverilog / All-of-SystemVerilog
  みんなのSystemVerilog
  ☆19Updated 3 years ago
• Cra2yPierr0t / risc-v
  RISC-VのCPU作った
  ☆20Updated 6 years ago
• synthesijer / synthesijer
  ☆52Updated last year
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆38Updated 6 months ago
• virtualsecureplatform / V2TT
  This is the repository for the transpiler to compile Verilog to C++ code with TFHE library.
  ☆18Updated 5 years ago