Open source RISC-V IP core for FPGA/ASIC design
☆32Jul 11, 2024Updated last year
Alternatives and similar repositories for poyo-v
Users that are interested in poyo-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 2 years ago
- A CPU that executes brainf**k language. Can be synthesized on FPGA☆12Jul 28, 2017Updated 8 years ago
- intel を越える☆16Jun 4, 2017Updated 8 years ago
- Open design rule (1um)☆22Oct 18, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- GPGPU version of 数え上げお姉さん(https://github.com/primenumber/kazoeage-oneesan)☆11Dec 3, 2021Updated 4 years ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- Simple RISC-V emulator☆16Sep 4, 2020Updated 5 years ago
- ☆13Mar 18, 2026Updated last week
- O'Reilly Japan - コンピュータシステムの理論と実装 https://www.oreilly.co.jp/books/9784873117126/☆19Nov 23, 2020Updated 5 years ago
- A RISC-V based CPU in SystemVerilog☆11Jul 24, 2020Updated 5 years ago
- Raspberry Pi Zero用拡張基板 “ゼロワン”シリーズ☆17Jan 8, 2025Updated last year
- ☆13Nov 29, 2025Updated 4 months ago
- Open Sound Control (OSC) implementation and VRChat OSC API tools written in Rust!☆14Mar 26, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。☆10Aug 12, 2022Updated 3 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- 数え上げお姉さん https://youtu.be/Q4gTV4r0zRs の愚直実装☆17Dec 2, 2021Updated 4 years ago
- Tang Nano 9K top level module for vectrex☆14Dec 18, 2022Updated 3 years ago
- RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo☆13Mar 7, 2020Updated 6 years ago
- RISC-VのCPU作った☆20Oct 21, 2019Updated 6 years ago
- 『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ☆13Jul 30, 2019Updated 6 years ago
- RISC-V documentation transrate to Japanese.☆73Jan 1, 2022Updated 4 years ago
- My notes for getting ROS2 running on raspberry pi zero w☆12Aug 10, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- 🐾 Twitter client for Terminal☆11Dec 31, 2022Updated 3 years ago
- ☆10Jun 3, 2020Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆363Oct 17, 2023Updated 2 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- ☆21Updated this week
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Raspberry Pi cluster with OpenMPI☆14May 13, 2017Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Design data files for MakeLSI☆11Jul 9, 2016Updated 9 years ago
- yet another eRuby implementation, based on Erubis☆27Sep 18, 2016Updated 9 years ago
- ☆12Dec 13, 2015Updated 10 years ago
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- ☆39Aug 31, 2024Updated last year
- VPP SRv6 lab with Honeycomb and Ligato☆17Oct 30, 2018Updated 7 years ago
- Wi-Fi LDPC codec Verilog IP core☆19Oct 20, 2019Updated 6 years ago