arm-university / Introduction-to-Computer-Architecture-Education-Kit
Gain an understanding of the fundamental topics and concepts of computer architecture including the application of these with modern Arm processors
☆252Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for Introduction-to-Computer-Architecture-Education-Kit
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆111Updated 3 months ago
- ☆215Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆212Updated 3 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆84Updated 3 months ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆139Updated this week
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆571Updated last week
- Code generation tool for control and status registers☆333Updated last week
- ☆150Updated 2 months ago
- 100 Days of RTL☆335Updated 3 months ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆44Updated 3 years ago
- RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo☆13Updated 4 years ago
- A textbook on understanding system on chip design☆25Updated last year
- ☆295Updated last year
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆339Updated last year
- Polyphony is Python based High-Level Synthesis compiler.☆102Updated last week
- Verilog implementation of multi-stage 32-bit RISC-V processor☆74Updated 4 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆261Updated 2 months ago
- Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.☆295Updated 2 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆271Updated this week
- ☆161Updated last year
- It contains a curated list of awesome RISC-V Resources.☆164Updated 3 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆90Updated 3 years ago
- SystemVerilog Tutorial☆114Updated 11 months ago
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆140Updated 4 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆29Updated 11 months ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆26Updated 3 years ago
- Verilog/SystemVerilog Guide☆55Updated 10 months ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆99Updated 2 years ago
- Open source RISC-V IP core for FPGA/ASIC design☆30Updated 4 months ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆305Updated 3 months ago