☆26Feb 19, 2026Updated 3 months ago
Alternatives and similar repositories for Sylvia
Users that are interested in Sylvia are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Apr 14, 2026Updated last month
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated last month
- A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.☆20Dec 21, 2018Updated 7 years ago
- ☆11Mar 2, 2025Updated last year
- A tool for checking the contract satisfaction for hardware designs☆13Nov 4, 2025Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- New Cache implementation using Gem5☆13Apr 2, 2014Updated 12 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Jun 7, 2021Updated 4 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆108May 19, 2026Updated last week
- LLM-Assisted Hardware Formal Verification Tool☆104Updated this week
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆102Mar 29, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A minimal bootstrap scheme for fast boot of serverless microVMs with AMD Secure Encrypted Virtualization (SEV)☆15Feb 7, 2024Updated 2 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆114May 12, 2022Updated 4 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 3 months ago
- work in progress, playing around with btor2 in rust☆12May 13, 2026Updated 2 weeks ago
- ☆10Nov 14, 2022Updated 3 years ago
- ☆33Jul 1, 2024Updated last year
- SystemVerilog frontend for Yosys☆222Updated this week
- A curated list of research and repositories on the novel technique of hardware fuzzing☆26May 19, 2026Updated last week
- A Modular Open-Source Hardware Fuzzing Framework☆37Dec 14, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A C++ PMU and/or PDC Stream Simulator for IEEE C37.118.2☆13May 21, 2019Updated 7 years ago
- ☆101May 27, 2024Updated last year
- Automated Repair of Verilog Hardware Descriptions☆39Jan 16, 2025Updated last year
- A security oriented SoC featuring a custom pipelined RISC-V core and LCD-TFT controller☆18Dec 26, 2020Updated 5 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- ILAng documentation☆10Nov 2, 2025Updated 6 months ago
- [DAC2024] A Holistic Functionalization Approach to Optimizing Imperative Tensor Programs in Deep Learning☆15Jan 13, 2024Updated 2 years ago
- Git mirror of Victor Shoup's NTL library☆14Mar 8, 2016Updated 10 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Jul 1, 2025Updated 10 months ago
- CDCL SAT-solver for GPUs☆12May 5, 2017Updated 9 years ago
- Remote Attestation VErification☆35Jul 29, 2024Updated last year
- ☆29Sep 18, 2024Updated last year
- Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…☆14Sep 8, 2022Updated 3 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆18Jan 21, 2026Updated 4 months ago
- ☆18Nov 19, 2023Updated 2 years ago