☆25Feb 19, 2026Updated last month
Alternatives and similar repositories for Sylvia
Users that are interested in Sylvia are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 8 months ago
- An advanced circuit-based sat solver☆37Feb 24, 2025Updated last year
- A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.☆19Dec 21, 2018Updated 7 years ago
- ☆11Mar 2, 2025Updated last year
- A tool for checking the contract satisfaction for hardware designs☆13Nov 4, 2025Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- New Cache implementation using Gem5☆13Apr 2, 2014Updated 12 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Jun 7, 2021Updated 4 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆104Updated this week
- ☆25Mar 1, 2023Updated 3 years ago
- The source code to the Voss II Hardware Verification Suite☆57Updated this week
- Hardware Formal Verification Tool☆96Updated this week
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆100Mar 29, 2024Updated 2 years ago
- A minimal bootstrap scheme for fast boot of serverless microVMs with AMD Secure Encrypted Virtualization (SEV)☆15Feb 7, 2024Updated 2 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆114May 12, 2022Updated 3 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 2 months ago
- Class project for COMP-781, Robotics. This is a CUDA-based collision detector for motion planning.☆13Apr 29, 2019Updated 6 years ago
- work in progress, playing around with btor2 in rust☆12Apr 9, 2026Updated last week
- ☆10Nov 14, 2022Updated 3 years ago
- ☆33Jul 1, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog frontend for Yosys☆212Apr 2, 2026Updated 2 weeks ago
- A Modular Open-Source Hardware Fuzzing Framework☆37Dec 14, 2021Updated 4 years ago
- A C++ PMU and/or PDC Stream Simulator for IEEE C37.118.2☆12May 21, 2019Updated 6 years ago
- ☆101May 27, 2024Updated last year
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆140Aug 30, 2024Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- ILAng documentation☆10Nov 2, 2025Updated 5 months ago
- [DAC2024] A Holistic Functionalization Approach to Optimizing Imperative Tensor Programs in Deep Learning☆15Jan 13, 2024Updated 2 years ago
- Git mirror of Victor Shoup's NTL library☆14Mar 8, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 5 months ago
- CDCL SAT-solver for GPUs☆12May 5, 2017Updated 8 years ago
- ☆11Jul 1, 2025Updated 9 months ago
- Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…☆14Sep 8, 2022Updated 3 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆17Jan 21, 2026Updated 2 months ago
- ☆17Nov 19, 2023Updated 2 years ago
- A framework for lifting ARM32 to LLVM-IR and merging resulting code with LLVM-IR generated from source-code.☆12Oct 20, 2022Updated 3 years ago