ekiwi / rfuzz
rfuzz: coverage-directed fuzzing for RTL research platform
☆105Updated 2 years ago
Alternatives and similar repositories for rfuzz:
Users that are interested in rfuzz are comparing it to the libraries listed below
- Code repository for Coppelia tool☆23Updated 4 years ago
- ☆84Updated 11 months ago
- ☆80Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆65Updated last month
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆63Updated 5 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆19Updated 2 months ago
- ☆16Updated 3 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- A wrapper for the SPEC CPU2006 benchmark suite.☆89Updated 3 years ago
- ☆24Updated 2 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆126Updated 8 months ago
- Hardware Formal Verification Tool☆48Updated this week
- ☆18Updated 10 months ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 4 years ago
- ☆13Updated last week
- The HW-CBMC and EBMC Model Checkers for Verilog☆67Updated this week
- ☆12Updated 8 months ago
- CoreIR Symbolic Analyzer☆72Updated 4 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- ☆12Updated 10 months ago
- Automated Repair of Verilog Hardware Descriptions☆30Updated 3 months ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- Testing processors with Random Instruction Generation☆37Updated last month
- Recent papers related to hardware formal verification.☆70Updated last year
- ILA Model Database☆22Updated 4 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆28Updated 2 weeks ago