rfuzz: coverage-directed fuzzing for RTL research platform
☆113May 12, 2022Updated 3 years ago
Alternatives and similar repositories for rfuzz
Users that are interested in rfuzz are comparing it to the libraries listed below
Sorting:
- A Modular Open-Source Hardware Fuzzing Framework☆36Dec 14, 2021Updated 4 years ago
- ☆102May 27, 2024Updated last year
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- ☆89Jan 20, 2023Updated 3 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆49Apr 22, 2025Updated 10 months ago
- ☆25Mar 1, 2023Updated 3 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- ☆13Feb 14, 2026Updated 2 weeks ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- A tool for detecting Spectre vulnerabilities through fuzzing☆46Aug 25, 2021Updated 4 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆139Aug 30, 2024Updated last year
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- LLVM Implementation of different ShadowStack schemes for x86_64☆39May 2, 2020Updated 5 years ago
- Hardware Formal Verification Tool☆88Updated this week
- The SoC used for the beta phase of Hack@DAC 2018.☆18May 14, 2020Updated 5 years ago
- ☆53Jun 13, 2019Updated 6 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆23Feb 19, 2026Updated last week
- ☆17Jul 11, 2021Updated 4 years ago
- ☆17Mar 2, 2018Updated 7 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- The PT tracing portion of Barnum.☆11Feb 8, 2019Updated 7 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- ☆10Jul 9, 2020Updated 5 years ago
- ☆12Jun 20, 2022Updated 3 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- work in progress, playing around with btor2 in rust☆12Updated this week
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 4 months ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Sep 20, 2019Updated 6 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago