ekiwi / rfuzzLinks
rfuzz: coverage-directed fuzzing for RTL research platform
☆111Updated 3 years ago
Alternatives and similar repositories for rfuzz
Users that are interested in rfuzz are comparing it to the libraries listed below
Sorting:
- Code repository for Coppelia tool☆23Updated 4 years ago
- ☆87Updated 2 years ago
- ☆95Updated last year
- Project Repo for the Simulator Independent Coverage Research☆21Updated 2 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆34Updated 3 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆45Updated 5 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆65Updated 5 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆22Updated 7 months ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆135Updated last year
- ☆25Updated 2 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆71Updated 6 months ago
- ☆23Updated 6 months ago
- Hardware Formal Verification Tool☆67Updated 3 weeks ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆26Updated 3 months ago
- ☆16Updated 4 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆22Updated 3 years ago
- RISC-V Security Model☆32Updated this week
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆18Updated 2 years ago
- ☆70Updated 4 months ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆83Updated this week
- ☆36Updated 6 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated 2 weeks ago
- Automated Repair of Verilog Hardware Descriptions☆33Updated 8 months ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆138Updated 2 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year