rfuzz: coverage-directed fuzzing for RTL research platform
☆114May 12, 2022Updated 4 years ago
Alternatives and similar repositories for rfuzz
Users that are interested in rfuzz are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆101May 27, 2024Updated last year
- A Modular Open-Source Hardware Fuzzing Framework☆37Dec 14, 2021Updated 4 years ago
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆51Apr 22, 2025Updated last year
- ☆26Mar 1, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆90Jan 20, 2023Updated 3 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆142Aug 30, 2024Updated last year
- ☆16May 2, 2026Updated 2 weeks ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆26Mar 8, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆46Aug 25, 2021Updated 4 years ago
- ☆15Mar 23, 2026Updated last month
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- LLM-Assisted Hardware Formal Verification Tool☆103Updated this week
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 10 months ago
- (System)Verilog to Chisel translator☆120May 20, 2022Updated 4 years ago
- Revizor - Hardware fuzzing for the age of speculation☆182Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆20Dec 29, 2014Updated 11 years ago
- LLVM Implementation of different ShadowStack schemes for x86_64☆39May 2, 2020Updated 6 years ago
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- The SoC used for the beta phase of Hack@DAC 2018.☆18May 14, 2020Updated 6 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆108Updated this week
- ☆26Feb 19, 2026Updated 3 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 8 months ago
- ☆18Jul 11, 2021Updated 4 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆28Aug 10, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 10 months ago
- work in progress, playing around with btor2 in rust☆12May 13, 2026Updated last week
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 6 months ago
- ☆30Mar 31, 2025Updated last year
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago