cispa / Security-RISCLinks
Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
☆69Updated 4 months ago
Alternatives and similar repositories for Security-RISC
Users that are interested in Security-RISC are comparing it to the libraries listed below
Sorting:
- ☆25Updated 2 years ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Updated last year
- ☆91Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 4 years ago
- ☆85Updated 2 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆131Updated 11 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆53Updated 5 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆108Updated 3 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆58Updated 2 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- HW interface for memory caches☆28Updated 5 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆26Updated 4 months ago
- ☆18Updated 2 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆34Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 5 months ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆35Updated 5 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- ☆110Updated 2 years ago
- RISC-V Security Model☆30Updated last week
- Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"☆17Updated 2 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆30Updated 3 months ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- Microarchitectural exploitation and other hardware attacks.☆92Updated last year
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆24Updated last month