cispa / Security-RISCLinks
Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
☆68Updated 3 months ago
Alternatives and similar repositories for Security-RISC
Users that are interested in Security-RISC are comparing it to the libraries listed below
Sorting:
- ☆25Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 4 years ago
- ☆85Updated 2 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- ☆87Updated last year
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆128Updated 9 months ago
- ☆18Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆57Updated 2 weeks ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆29Updated 2 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- HW interface for memory caches☆28Updated 5 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆25Updated 2 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆105Updated 3 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆10Updated last year
- The open-source component of Prime+Scope, published at CCS 2021☆32Updated last year
- Security Test Benchmark for Computer Architectures☆21Updated 4 months ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 9 months ago
- Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)☆15Updated last year
- Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"☆17Updated last year
- All the tools you need to reproduce the CellIFT paper experiments☆21Updated 4 months ago
- Pre-Silicon Hardware Fuzzing Toolkit☆57Updated this week
- Group administration repository for Tech: IOPMP Task Group☆13Updated 6 months ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆34Updated 5 years ago
- ☆16Updated 2 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago