cispa / Security-RISCLinks
Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
☆71Updated 6 months ago
Alternatives and similar repositories for Security-RISC
Users that are interested in Security-RISC are comparing it to the libraries listed below
Sorting:
- ☆25Updated 2 years ago
- ☆95Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆135Updated last year
- ☆87Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆65Updated 5 years ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Updated last year
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆45Updated 5 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆111Updated 3 years ago
- ☆18Updated 3 years ago
- Security Test Benchmark for Computer Architectures☆21Updated last week
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆55Updated 6 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆26Updated 6 months ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 5 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆60Updated 4 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- HW interface for memory caches☆28Updated 5 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 3 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆60Updated last month
- RISC-V Security Model☆32Updated this week
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- ☆115Updated 2 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆26Updated 3 months ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆36Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆26Updated 3 months ago