cispa / Security-RISCLinks
Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
☆73Updated 7 months ago
Alternatives and similar repositories for Security-RISC
Users that are interested in Security-RISC are comparing it to the libraries listed below
Sorting:
- ☆25Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- ☆87Updated 2 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆136Updated last year
- ☆95Updated last year
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Updated last year
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆65Updated 6 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆45Updated 6 months ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆27Updated 6 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆36Updated 5 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆35Updated 2 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆60Updated 4 months ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 5 years ago
- ☆18Updated 3 years ago
- Security Test Benchmark for Computer Architectures☆21Updated last month
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆56Updated 6 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆28Updated 3 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆60Updated 2 months ago
- Microarchitectural exploitation and other hardware attacks.☆96Updated last year
- HW interface for memory caches☆28Updated 5 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆28Updated 3 months ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago
- This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory…☆14Updated last month
- All the tools you need to reproduce the CellIFT paper experiments☆22Updated 8 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated this week
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago