analogdevicesinc / HighSpeedConverterToolbox
MATLAB toolbox for ADI high speed converter products
☆22Updated last month
Alternatives and similar repositories for HighSpeedConverterToolbox:
Users that are interested in HighSpeedConverterToolbox are comparing it to the libraries listed below
- MATLAB toolbox for ADI transceiver products☆62Updated last month
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆47Updated last year
- An RFSoC Frequency Planner developed using Python.☆25Updated last year
- MATLAB-based FIR filter design☆55Updated 7 months ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 6 months ago
- RFSoC QSFP Data Offload Design with GNU Radio☆18Updated 5 months ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated 3 weeks ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 5 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- MATLAB-based FIR filter and profile designer☆10Updated 8 years ago
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆15Updated 6 years ago
- The implementation of AD9371 on KC705☆20Updated 5 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆30Updated 2 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- The official Xilinx u-boot repository☆17Updated 4 months ago
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- Testbenches for HDL projects☆15Updated last week
- Using Software Designed Radio to transmit & receive FM signal☆45Updated 7 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated last week
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆40Updated last month
- Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz☆44Updated 5 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago