Pong game on an FPGA in Verilog.
☆61Feb 8, 2012Updated 14 years ago
Alternatives and similar repositories for Pong
Users that are interested in Pong are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Verilog implementation of the popular video game Tetris.☆28Oct 28, 2015Updated 10 years ago
- Game Boy Classic fully functional FPGA implementation from scratch☆16Jul 19, 2017Updated 9 years ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆11Apr 2, 2022Updated 4 years ago
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆14Jul 24, 2020Updated 6 years ago
- ☆16Apr 19, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Us…☆25Aug 25, 2023Updated 3 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Examples, projects and free modules for Cyclone IV (Omdazz)☆17Jul 29, 2022Updated 4 years ago
- Multicomp Z80 CP/M implementation for the Ice40 (myStorm BlackIce)☆17Apr 23, 2018Updated 8 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago
- a verilog snake game program☆11Oct 13, 2022Updated 3 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- Greedy Snake game on Nexys 4 DDR with Verilog.☆31Jul 15, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ZX80/81 implementation for the Ulx3s☆14May 4, 2022Updated 4 years ago
- Custom Altera FPGA designs by Olaoluwa Raji. This repository contains numerous projects that were successfully implemented on an Altera C…☆22Jun 22, 2026Updated 3 months ago
- ☆10Nov 6, 2018Updated 7 years ago
- A simple game written in Verilog HDL language and display on the VGA screen.☆28Oct 6, 2019Updated 7 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 9 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆21May 4, 2026Updated 5 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Trajectory Estimation with IMU and GPS Data (Sensor Data Fusion)☆11Mar 23, 2019Updated 7 years ago
- ☆11Nov 22, 2025Updated 10 months ago
- Simplified environment for litex☆14Oct 5, 2020Updated 6 years ago
- UART To SPI☆18Jul 17, 2014Updated 12 years ago
- ☆20Aug 10, 2020Updated 6 years ago
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- LZW Compressoion algorithm in verilog☆16Dec 19, 2013Updated 12 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Framework to simplify porting MiSTer (and other) cores to the MEGA65☆46Sep 22, 2026Updated 2 weeks ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- Google's TRex mini game in Verilog on Xilinx Nexys3 FPGA☆12Mar 27, 2020Updated 6 years ago
- ☆59Aug 2, 2022Updated 4 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 8 years ago
- Verilog implementation of Bresenham's line drawing algorithm.☆14May 11, 2026Updated 4 months ago
- Arduino library for the BQ27441 LiPo Fuel Gauge.☆54Aug 5, 2020Updated 6 years ago