Pong game on an FPGA in Verilog.
☆58Feb 8, 2012Updated 14 years ago
Alternatives and similar repositories for Pong
Users that are interested in Pong are comparing it to the libraries listed below
Sorting:
- A Verilog implementation of the popular video game Tetris.☆27Oct 28, 2015Updated 10 years ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆10Apr 2, 2022Updated 3 years ago
- Lora SX1276/7/8 module driver interfacing with STM32F103C8 bluepill. Keil Software code with HAL library☆11Jun 1, 2021Updated 4 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- Design and implementation in VHDL for FPGAs of a single cycle RISC-V based architecture☆13Jul 24, 2020Updated 5 years ago
- Game Boy Classic fully functional FPGA implementation from scratch☆16Jul 19, 2017Updated 8 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- Multicomp Z80 CP/M implementation for the Ice40 (myStorm BlackIce)☆15Apr 23, 2018Updated 7 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆19Apr 29, 2025Updated 10 months ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 8 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Flappy Bird on Verilog☆16Jun 6, 2023Updated 2 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Jul 10, 2020Updated 5 years ago
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆19Jul 4, 2015Updated 10 years ago
- Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Us…☆23Aug 25, 2023Updated 2 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Mar 9, 2016Updated 10 years ago
- Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard.☆19Dec 1, 2014Updated 11 years ago
- Multi-Technology RAM with AHB3Lite interface☆25May 10, 2024Updated last year
- Devotes to open source FPGA☆28May 9, 2020Updated 5 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- ☆59Aug 2, 2022Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Jan 16, 2025Updated last year
- ☆27May 3, 2020Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- ☆29May 6, 2024Updated last year
- SDK sch&layout reference design and datasheet documention☆70Feb 1, 2024Updated 2 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning☆31May 22, 2018Updated 7 years ago
- FPGA实现各种小游戏，学习并快乐着☆77May 16, 2022Updated 3 years ago
- Files used with hackster examples☆149Aug 3, 2020Updated 5 years ago
- Framework to simplify porting MiSTer (and other) cores to the MEGA65☆40Jun 25, 2025Updated 8 months ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- A wishbone controlled scope for FPGA's☆88Jan 12, 2024Updated 2 years ago