Pong game on an FPGA in Verilog.
☆61Feb 8, 2012Updated 14 years ago
Alternatives and similar repositories for Pong
Users that are interested in Pong are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Game Boy Classic fully functional FPGA implementation from scratch☆16Jul 19, 2017Updated 9 years ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆11Apr 2, 2022Updated 4 years ago
- Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard.☆19Dec 1, 2014Updated 11 years ago
- Lora SX1276/7/8 module driver interfacing with STM32F103C8 bluepill. Keil Software code with HAL library☆12Jun 1, 2021Updated 5 years ago
- ☆16Apr 19, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Us…☆25Aug 25, 2023Updated 3 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Examples, projects and free modules for Cyclone IV (Omdazz)☆16Jul 29, 2022Updated 4 years ago
- Multicomp Z80 CP/M implementation for the Ice40 (myStorm BlackIce)☆17Apr 23, 2018Updated 8 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago
- a verilog snake game program☆11Oct 13, 2022Updated 3 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- Greedy Snake game on Nexys 4 DDR with Verilog.☆31Jul 15, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- Custom Altera FPGA designs by Olaoluwa Raji. This repository contains numerous projects that were successfully implemented on an Altera C…☆22Jun 22, 2026Updated 2 months ago
- ☆10Nov 6, 2018Updated 7 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago
- A simple game written in Verilog HDL language and display on the VGA screen.☆28Oct 6, 2019Updated 6 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆21May 4, 2026Updated 3 months ago
- Trajectory Estimation with IMU and GPS Data (Sensor Data Fusion)☆11Mar 23, 2019Updated 7 years ago
- ☆11Nov 22, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- UART To SPI☆18Jul 17, 2014Updated 12 years ago
- ☆27May 3, 2020Updated 6 years ago
- RockerIC verification V1 series Labs☆18Mar 24, 2026Updated 5 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- Framework to simplify porting MiSTer (and other) cores to the MEGA65☆45Aug 20, 2026Updated last week
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- A quick guide to general object oriented questions and answers, for technical interviews.☆10Nov 20, 2015Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog implementation of Bresenham's line drawing algorithm.☆14May 11, 2026Updated 3 months ago
- CoreAmstrad source code, a physical clone of Amstrad from JavaCPC Markus's emulator, currently running on a final FPGA end-user platform …☆13Jul 10, 2026Updated last month
- Arduino library for the BQ27441 LiPo Fuel Gauge.☆54Aug 5, 2020Updated 6 years ago
- C88 is Homebrew CPU that has a ram that is only 8x8 Bits in size. It'll fit on a papilio one 500k which has enough pins for all the switc…☆18Jun 1, 2021Updated 5 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Aug 21, 2026Updated last week
- ☆11Nov 28, 2022Updated 3 years ago