CMU-SAFARI / U-TRRLinks
Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications", https://people.inf.ethz.ch/omutlu/pub/U-TRR-uncovering-RowHammer-protection-mechanisms_micro21.pdf
☆14Updated 2 years ago
Alternatives and similar repositories for U-TRR
Users that are interested in U-TRR are comparing it to the libraries listed below
Sorting:
- ☆12Updated 4 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 8 months ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- ☆35Updated 4 years ago
- HW interface for memory caches☆28Updated 5 years ago
- ☆25Updated 2 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆83Updated 9 months ago
- ☆18Updated 2 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- New Cache implementation using Gem5☆13Updated 11 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- Security Test Benchmark for Computer Architectures☆21Updated 3 months ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆28Updated this week
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆67Updated 2 months ago
- The open-source component of Prime+Scope, published at CCS 2021☆31Updated last year
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆18Updated 2 years ago
- ☆15Updated 2 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆53Updated last month
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆18Updated last month
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- ☆62Updated 3 weeks ago