CMU-SAFARI / U-TRRLinks
Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications", https://people.inf.ethz.ch/omutlu/pub/U-TRR-uncovering-RowHammer-protection-mechanisms_micro21.pdf
☆15Updated 3 years ago
Alternatives and similar repositories for U-TRR
Users that are interested in U-TRR are comparing it to the libraries listed below
Sorting:
- ☆34Updated 3 weeks ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆106Updated 5 months ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆140Updated 2 years ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆19Updated 3 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆68Updated 6 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆24Updated last year
- CleanupSpec (MICRO-2019)☆16Updated 5 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 6 months ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 6 years ago
- ☆34Updated 5 years ago
- ☆14Updated 4 years ago
- New RowHammer mitigation mechanism that is area-, performance-, and energy-efficient especially at very low (e.g., 125) RowHammer thresho…☆17Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- The OpenPiton Platform☆28Updated 2 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆18Updated 5 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆59Updated this week
- ☆71Updated last month
- Championship Branch Prediction 2025☆67Updated 7 months ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- The official repository for the gem5 resources sources.☆78Updated last month
- gem5 Tips & Tricks☆70Updated 5 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆30Updated 3 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆42Updated last month
- gem5 configuration for intel's skylake micro-architecture☆53Updated 4 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- ☆13Updated 3 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆82Updated 4 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago