CMU-SAFARI / U-TRR
Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications", https://people.inf.ethz.ch/omutlu/pub/U-TRR-uncovering-RowHammer-protection-mechanisms_micro21.pdf
☆13Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for U-TRR
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆58Updated 2 months ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆58Updated 4 years ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆16Updated 2 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆18Updated 4 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆14Updated 3 weeks ago
- Fast TLB simulator for RISC-V systems☆13Updated 5 years ago
- ☆34Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆42Updated this week
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆61Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 2 months ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- ☆55Updated this week
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆31Updated 2 weeks ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆128Updated last year
- ☆12Updated 3 years ago
- ☆9Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆28Updated 6 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆15Updated last year
- AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks☆43Updated last year
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆18Updated 10 months ago
- Artifact, reproducibility, and testing utilites for gem5☆20Updated 3 years ago
- ☆18Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated last month
- ☆15Updated 9 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 11 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- ☆17Updated 2 years ago