CMU-SAFARI / U-TRRLinks
Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications", https://people.inf.ethz.ch/omutlu/pub/U-TRR-uncovering-RowHammer-protection-mechanisms_micro21.pdf
☆15Updated 2 years ago
Alternatives and similar repositories for U-TRR
Users that are interested in U-TRR are comparing it to the libraries listed below
Sorting:
- ☆35Updated 4 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆91Updated 3 weeks ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆137Updated 2 years ago
- CleanupSpec (MICRO-2019)☆16Updated 4 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- ☆33Updated 5 years ago
- ☆64Updated 3 months ago
- ☆13Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆26Updated 2 months ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- The official repository for the gem5 resources sources.☆73Updated last month
- ☆13Updated 4 years ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆19Updated 3 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆16Updated 4 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- MESIF cache coherency protocol for the GEM5 simulator☆15Updated 9 years ago
- This repository is meant to be a guide for building your own prefetcher for CPU caches and evaluating it, using ChampSim simulator☆38Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆53Updated 4 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- The OpenPiton Platform☆29Updated 2 years ago
- ☆17Updated 4 years ago
- Championship Branch Prediction 2025☆55Updated 3 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆56Updated last week
- gem5 Tips & Tricks☆70Updated 5 years ago
- gem5 configuration for intel's skylake micro-architecture☆51Updated 3 years ago
- The gem5 Bootcamp 2022 environment. Archived.☆35Updated last year