Alternatives and similar repositories for hblzbd_compiler

Users that are interested in hblzbd_compiler are comparing it to the libraries listed below

• gilgamsh / GenshinCPU
  Our repository for NSCSCC
  ☆19Updated 9 months ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆37Updated 3 years ago
• nscscc2019ucas / nscscc2019ucas
  ☆35Updated 6 years ago
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆36Updated 4 years ago
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆52Updated 4 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆93Updated 2 years ago
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆146Updated 4 years ago
• NSCSCC-2020-Fudan / FDU1.1-NSCSCC
  复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品
  ☆44Updated 5 years ago
• helesta-compiler / helesta
  A fast compiler for SysY code
  ☆19Updated 3 years ago
• MrShawCode / riscv-pke
  RISC-V Proxy Kernel for Education
  ☆28Updated 2 years ago
• oscomp / 2021oscomp-best-kernel-design-impl
  2021年OS比赛获奖赛题（文档/代码开源），可用于2022年参赛同学的学习和提高
  ☆48Updated 4 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆50Updated 2 years ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆35Updated 2 years ago
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆145Updated last year
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆38Updated last year
• kobayashi-compiler / kobayashi-compiler
  An optimizing compiler targeting armv7 and risc-v32
  ☆63Updated 10 months ago
• SYSU-SCC / yatcpu-docs
  Documentation for YatCPU
  ☆53Updated 2 years ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆50Updated 2 months ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆82Updated 2 years ago
• thu-cs-lab / supervisor-rv
  计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
  ☆126Updated 2 weeks ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆134Updated 2 years ago
• oscomp / testsuits-for-oskernel
  ☆146Updated 4 months ago
• nzh63 / syc
  Optimizing compiler for SysY (C subset)
  ☆44Updated last year
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆252Updated 4 years ago
• Silverster98 / bit_nscscc_suggestion
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆133Updated 5 years ago
• Enter-tainer / simplerv
  ☆15Updated 2 years ago
• storage-db / ToolDiy
  一本工具指南和开箱即用配置，旨在让大家选用和上手合适的工具。
  ☆155Updated 2 years ago
• iFuProcessor / iFuCore
  ☆20Updated last year
• riscv-and-rust-and-decaf / riscv32i-cpu-chisel
  riscv32i-cpu
  ☆18Updated 5 years ago
• CherryYang05 / OpenMIPS_CPU
  基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽
  ☆20Updated 5 years ago