miscellaneousbits / DE10_NANO_SOC_MINIMALLinks
SHA3-256 MINER CORE
☆13Updated 4 years ago
Alternatives and similar repositories for DE10_NANO_SOC_MINIMAL
Users that are interested in DE10_NANO_SOC_MINIMAL are comparing it to the libraries listed below
Sorting:
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- SQRL Port of ethminer☆11Updated 4 years ago
- An open source FPGA miner for Blakecoin☆52Updated 10 years ago
- E300 Development☆11Updated last year
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- A simplified version of an FPGA bitcoin miner☆53Updated 6 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆80Updated 7 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Updated 4 years ago
- FPGA referrence implementation for aion equihash 2109☆15Updated 7 years ago
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 12 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
- ☆44Updated 3 years ago
- ☆65Updated 3 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- ☆19Updated 7 years ago
- ☆12Updated 2 years ago
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Updated 6 years ago
- A fork of Ethereum miner with OpenCL-based FPGA mining support (currently Intel FPGAs).☆43Updated 4 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆289Updated 10 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Design for using Ethernet on the ZCU102 development board☆13Updated 5 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆175Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆20Updated 4 years ago
- HF-RISC SoC☆36Updated 2 months ago