miscellaneousbits / DE10_NANO_SOC_MINIMALLinks
SHA3-256 MINER CORE
☆13Updated 5 years ago
Alternatives and similar repositories for DE10_NANO_SOC_MINIMAL
Users that are interested in DE10_NANO_SOC_MINIMAL are comparing it to the libraries listed below
Sorting:
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- SQRL Port of ethminer☆11Updated 4 years ago
- FPGA referrence implementation for aion equihash 2109☆15Updated 7 years ago
- E300 Development☆11Updated last year
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆80Updated 7 years ago
- An open source FPGA miner for Blakecoin☆52Updated 11 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Updated 5 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 11 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- A simplified version of an FPGA bitcoin miner☆53Updated 6 years ago
- ☆65Updated 3 years ago
- FPGA CryptoNight V7 Minner☆31Updated 6 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 12 years ago
- ☆44Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- SCARV: a side-channel hardened RISC-V platform☆20Updated 4 years ago
- Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.☆17Updated 6 years ago
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- Install Intel FPGA 'Quartus Prime' software on remote servers☆60Updated 7 months ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆176Updated 3 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- ☆70Updated 4 months ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆48Updated 5 years ago