miscellaneousbits / DE10_NANO_SOC_MINIMAL
SHA3-256 MINER CORE
☆13Updated 4 years ago
Alternatives and similar repositories for DE10_NANO_SOC_MINIMAL:
Users that are interested in DE10_NANO_SOC_MINIMAL are comparing it to the libraries listed below
- SQRL Port of ethminer☆11Updated 4 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Updated 4 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 6 years ago
- E300 Development☆10Updated last year
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- ☆44Updated 3 years ago
- Open source hardware implementation of classic CryptoNight☆37Updated 2 years ago
- Expansion board for the EBAZ4205 bitcoin miner. It includes a HDMI output, FT2232H based JTAG programmer and UART, 12V to 5V buck convert…☆12Updated 3 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- FPGA-based SDK projects for SCRx cores☆18Updated 3 years ago
- Schematics and sample projects for S9 antminer control board sold as development board☆87Updated 4 years ago
- A RISC-V system simulator with VGA, UART, memory, and JTAG debugging, interconnected with SystemC/TLM, designed with operating systems an…☆13Updated 5 years ago
- Install Intel FPGA 'Quartus Prime' software on remote servers☆57Updated 2 months ago
- A simplified version of an FPGA bitcoin miner☆52Updated 5 years ago
- ☆12Updated 2 years ago
- PolarFire SoC hart software services☆40Updated 3 weeks ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆36Updated last year
- ☆58Updated 3 years ago
- ☆13Updated 4 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆14Updated 5 months ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆93Updated 4 years ago
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Updated 4 years ago