Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.
☆15Dec 30, 2025Updated 10 months ago
Alternatives and similar repositories for cosim_jtag
Users that are interested in cosim_jtag are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- ☆33Jun 16, 2024Updated 2 years ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆76Sep 22, 2026Updated last month
- BaseJump Open-Source Hardware Accelerator Packages and Sockets☆12Jul 7, 2025Updated last year
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆18Sep 10, 2026Updated last month
- cryptography ip-cores in vhdl / verilog☆43Feb 20, 2021Updated 5 years ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 8 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 8 months ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Sep 9, 2026Updated last month
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- GUI editor for hardware description designs☆30Sep 14, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A complete HDMI transmitter implementation in VHDL☆21Jun 27, 2025Updated last year
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆56Oct 23, 2026Updated last week
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- ☆17Sep 24, 2026Updated last month
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- This repo contains Scope .NET Core application and SCPI .NET Standard library that can be used to control DSO (Digital Storage Oscillosco…☆12Jun 6, 2022Updated 4 years ago
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 5 years ago
- RISC-V RV32IMAFC Core for MCU☆47May 20, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆15Oct 2, 2023Updated 3 years ago
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- Small footprint and configurable NVMe core.☆20Jul 14, 2026Updated 3 months ago
- Agentic KiCad PCB design workflow for SKiDL — architect, source, code, and verify circuits with AI agents.☆23Apr 8, 2026Updated 6 months ago
- 3D-printed 32-pin PLCC plug that goes into a PLCC socket☆14Nov 11, 2021Updated 4 years ago
- Computer Architecture Simulator for RISC-V and TOY☆14Aug 12, 2025Updated last year
- LatticeMico32 soft processor☆105Oct 10, 2014Updated 12 years ago