Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.
☆31Apr 26, 2022Updated 3 years ago
Alternatives and similar repositories for FastRMT
Users that are interested in FastRMT are comparing it to the libraries listed below
Sorting:
- ☆55Jun 22, 2022Updated 3 years ago
- ☆11Jun 21, 2024Updated last year
- A Programmable Hardware Architecture for Network Transport Logic☆36Oct 26, 2021Updated 4 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆71Nov 16, 2022Updated 3 years ago
- Network packet parser generator☆53Sep 11, 2020Updated 5 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- simulation and netfpga code☆33Apr 3, 2013Updated 12 years ago
- ☆12Nov 18, 2022Updated 3 years ago
- Equal-Cost MultiPath (ECMP) Implementation in ns-3☆28Jan 10, 2019Updated 7 years ago
- IntSight: Diagnosing SLO Violations with In-Band Network Telemetry☆14Aug 22, 2022Updated 3 years ago
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- Metis: Understanding and Enhancing Regular Expressions in Network☆14Aug 19, 2022Updated 3 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- ☆18Dec 11, 2023Updated 2 years ago
- ☆20Feb 19, 2026Updated last week
- 开源SDN交换机项目-FAST 项目背景 现有SDN交换机开源项目（如OVS）主要基于软件编写，虽然其分组转发查表等功能在内核中实现，但分组转发性能仍然是主要问题。将软件SDN交换机的分组转发模块卸载到FPGA中实现，不仅能提高交换性能，而且利用FPGA可重…☆41Apr 23, 2017Updated 8 years ago
- ☆84Aug 25, 2025Updated 6 months ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆37Jul 2, 2019Updated 6 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- ☆20Nov 12, 2025Updated 3 months ago
- AI/ML and Cybersecurity: The Emperor has no Clothes☆19Oct 18, 2023Updated 2 years ago
- Alkali is a MLIR-based compiler infrastructure for SmartNICs. It allows developers to write target-independent programs, with the compile…☆26Sep 28, 2025Updated 5 months ago
- AMD OpenNIC Shell includes the HDL source files☆136Jan 2, 2025Updated last year
- Virtio implementation in SystemVerilog☆48Jan 23, 2018Updated 8 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆163Mar 20, 2025Updated 11 months ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- Artifacts for the "Caching with Delayed Hits" paper that appears in SIGCOMM '20.☆21Feb 26, 2021Updated 5 years ago
- ☆45Oct 20, 2021Updated 4 years ago
- VNx: Vitis Network Examples☆157Aug 25, 2025Updated 6 months ago
- An Efficient Design of Intelligent Network Data Plane☆58Mar 16, 2023Updated 2 years ago
- A reference implementation of FlyMon system.☆20Nov 13, 2022Updated 3 years ago
- Compression for Foundation Models☆35Jul 21, 2025Updated 7 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆105Feb 22, 2023Updated 3 years ago
- A machine model for line-rate programmable switches☆26Oct 8, 2016Updated 9 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆60Feb 27, 2022Updated 4 years ago
- The Domino compiler to run packet programs on pipelined switches☆29Aug 12, 2021Updated 4 years ago
- An Agile Chisel-Based SoC Design Framework☆26Dec 29, 2021Updated 4 years ago
- ☆27Aug 19, 2020Updated 5 years ago
- 安卓远控，天线6.0 无限使用版☆11Sep 9, 2023Updated 2 years ago