damdoy / ice40_ultraplus_examplesLinks
Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation
☆281Updated last year
Alternatives and similar repositories for ice40_ultraplus_examples
Users that are interested in ice40_ultraplus_examples are comparing it to the libraries listed below
Sorting:
- current focus on Colorlight i5 and i9 & i9plus module☆304Updated last month
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆310Updated 4 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆235Updated 2 years ago
- FPGA Logic Analyzer and GUI☆136Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆177Updated last year
- USB Serial on the TinyFPGA BX☆138Updated 4 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆255Updated 2 years ago
- SPI master and SPI slave for FPGA written in VHDL☆181Updated 4 years ago
- USB3 PIPE interface for Xilinx 7-Series☆228Updated 3 years ago
- A simple, basic, formally verified UART controller☆309Updated last year
- iCESugar FPGA Board (base on iCE40UP5k)☆401Updated last week
- LiteX boards files☆427Updated this week
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆236Updated 5 years ago
- Example designs showing different ways to use F4PGA toolchains.☆277Updated last year
- iCESugar series FPGA dev board☆184Updated last year
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆242Updated 6 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆256Updated 6 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆252Updated last month
- TangPrimer-20K-example project☆208Updated 10 months ago
- ☆101Updated 2 years ago
- Example LED blinking project for your FPGA dev board of choice☆183Updated this week
- PCB for ULX3S FPGA R&D board☆403Updated 4 months ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆116Updated 4 years ago
- SPI Master for FPGA - VHDL and Verilog☆300Updated 2 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆310Updated 2 years ago
- ☆113Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆154Updated 3 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year