damdoy / ice40_ultraplus_examples
Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation
☆251Updated 9 months ago
Related projects ⓘ
Alternatives and complementary repositories for ice40_ultraplus_examples
- A full-speed device-side USB peripheral core written in Verilog.☆215Updated 2 years ago
- current focus on Colorlight i5 and i9 & i9plus module☆260Updated last month
- iCESugar FPGA Board (base on iCE40UP5k)☆363Updated 2 weeks ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆210Updated last week
- FPGA display controller with support for VGA, DVI, and HDMI.☆219Updated 4 years ago
- USB3 PIPE interface for Xilinx 7-Series☆201Updated 2 years ago
- USB Serial on the TinyFPGA BX☆133Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆157Updated 8 months ago
- iCESugar series FPGA dev board☆168Updated 4 months ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆230Updated 5 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆244Updated last year
- A Verilog implementation of DisplayPort protocol for FPGAs☆234Updated 5 years ago
- LiteX boards files☆379Updated this week
- A simple, basic, formally verified UART controller☆282Updated 9 months ago
- Example designs showing different ways to use F4PGA toolchains.☆267Updated 7 months ago
- FPGA Logic Analyzer and GUI☆90Updated last year
- SPI master and SPI slave for FPGA written in VHDL☆166Updated 3 years ago
- Multi-platform nightly builds of open source FPGA tools☆290Updated 3 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆109Updated 2 years ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆493Updated this week
- An open source USB bootloader for FPGAs☆356Updated last year
- PCB for ULX3S FPGA R&D board☆377Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆368Updated 3 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆223Updated 6 months ago
- Opensource DDR3 Controller☆212Updated this week
- Small footprint and configurable DRAM core☆382Updated last month
- 32-bit RISC-V system on chip for iCE40 FPGAs☆301Updated last year
- Simple UART controller for FPGA written in VHDL☆91Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆73Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆214Updated last month