My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
☆173Jul 28, 2021Updated 4 years ago
Alternatives and similar repositories for FPGA_Book_Experiments
Users that are interested in FPGA_Book_Experiments are comparing it to the libraries listed below
Sorting:
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆74Nov 15, 2021Updated 4 years ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆76Nov 8, 2025Updated 3 months ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆10Apr 2, 2022Updated 3 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆24Mar 18, 2023Updated 2 years ago
- ☆15Sep 23, 2020Updated 5 years ago
- ☆21Dec 11, 2025Updated 2 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆752Jan 28, 2026Updated last month
- example code for the logi-boards from pong chu HDL book☆30Sep 4, 2015Updated 10 years ago
- Verilog modules required to get the OV7670 camera working☆78Jul 26, 2018Updated 7 years ago
- This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.☆47Feb 22, 2017Updated 9 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 7 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆120Dec 17, 2023Updated 2 years ago
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 2 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆131Jul 31, 2022Updated 3 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆66Nov 2, 2021Updated 4 years ago
- ☆60Aug 30, 2021Updated 4 years ago
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- Apache NuttX RTOS in the Web Browser: TinyEMU with VirtIO☆24Mar 3, 2024Updated 2 years ago
- Hardware interface for USB controller on DE2 FPGA Platform☆27Dec 24, 2021Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆75Sep 17, 2022Updated 3 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆10Mar 18, 2014Updated 11 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 5 years ago
- Verilog UART☆536Feb 27, 2025Updated last year
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆26Jun 10, 2018Updated 7 years ago
- FPGA Guide☆14Jan 2, 2022Updated 4 years ago
- ☆16Mar 27, 2024Updated last year
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- ☆14Sep 16, 2022Updated 3 years ago
- Lora SX1276/7/8 module driver interfacing with STM32F103C8 bluepill. Keil Software code with HAL library☆11Jun 1, 2021Updated 4 years ago
- ☆11Nov 17, 2025Updated 3 months ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Feb 22, 2026Updated last week
- FIFO implementation with different clock domains for read and write.☆14Aug 17, 2021Updated 4 years ago
- Implementation of Sobel Filter in Verilog☆25Mar 10, 2017Updated 8 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Jan 4, 2022Updated 4 years ago