AngeloJacobo / FPGA_Book_ExperimentsLinks
My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
☆149Updated 4 years ago
Alternatives and similar repositories for FPGA_Book_Experiments
Users that are interested in FPGA_Book_Experiments are comparing it to the libraries listed below
Sorting:
- ☆105Updated 2 years ago
- SystemVerilog Tutorial☆174Updated 4 months ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- A simple implementation of a UART modem in Verilog.☆156Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆111Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆53Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Verilog UART☆182Updated 12 years ago
- Verilog digital signal processing components☆156Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- Verilog HDL files☆153Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆116Updated this week
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆272Updated 4 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆114Updated 9 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆141Updated 4 months ago
- This repo provide an index of VLSI content creators and their materials☆156Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆182Updated 3 weeks ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆156Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 10 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆128Updated 4 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated 4 months ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆67Updated 3 years ago
- ☆166Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆96Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated this week
- Fixed Point Math Library for Verilog☆143Updated 11 years ago
- Arduino compatible Risc-V Based SOC☆156Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- Pipelined RISC-V RV32I Core in Verilog☆41Updated 2 years ago
- Verilog implementation of a RISC-V core☆125Updated 6 years ago