AngeloJacobo / FPGA_Book_ExperimentsLinks
My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
☆135Updated 3 years ago
Alternatives and similar repositories for FPGA_Book_Experiments
Users that are interested in FPGA_Book_Experiments are comparing it to the libraries listed below
Sorting:
- SystemVerilog Tutorial☆152Updated last month
- Verilog digital signal processing components☆143Updated 2 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆49Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year
- Verilog implementation of multi-stage 32-bit RISC-V processor☆110Updated 4 years ago
- Simple 8-bit UART realization on Verilog HDL.☆106Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆132Updated 3 weeks ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆171Updated this week
- Basic RISC-V Test SoC☆129Updated 6 years ago
- Verilog UART☆172Updated 12 years ago
- This repo provide an index of VLSI content creators and their materials☆150Updated 10 months ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆64Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆101Updated last month
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆118Updated 4 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆96Updated last year
- ☆94Updated last year
- Verilog HDL files☆142Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆255Updated 3 weeks ago
- A simple implementation of a UART modem in Verilog.☆137Updated 3 years ago
- ☆160Updated 2 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆128Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆101Updated 2 years ago
- Pipelined RISC-V RV32I Core in Verilog☆38Updated 2 years ago
- Opensource DDR3 Controller☆347Updated last week
- RISC-V microcontroller IP core developed in Verilog☆174Updated 2 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆107Updated 3 weeks ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆80Updated last year
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆264Updated last week
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 7 months ago