My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
☆203Jul 28, 2021Updated 5 years ago
Alternatives and similar repositories for FPGA_Book_Experiments
Users that are interested in FPGA_Book_Experiments are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆84Nov 15, 2021Updated 4 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆33Mar 18, 2023Updated 3 years ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆15Nov 13, 2024Updated last year
- This repository consists of all chipdev.io practice questions☆35Oct 11, 2023Updated 3 years ago
- My MSc Thesis: Low Latency Router Microarchitecture for Network-on-Chip Implemented on an FPGA☆13Jun 26, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆87Nov 8, 2025Updated 11 months ago
- Opensource DDR4 Controller☆18Sep 23, 2026Updated last month
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆32Aug 16, 2021Updated 5 years ago
- Verilog digital signal processing components☆197Oct 30, 2022Updated 4 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆76Nov 2, 2021Updated 5 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆139Dec 17, 2023Updated 2 years ago
- Verilog modules required to get the OV7670 camera working☆88Jul 26, 2018Updated 8 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆235Jan 29, 2024Updated 2 years ago
- APB master and slave developed in RTL.☆33Oct 25, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆11Apr 2, 2022Updated 4 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆99Sep 17, 2022Updated 4 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- A simple implementation of a UART modem in Verilog.☆198Nov 10, 2021Updated 4 years ago
- example code for the logi-boards from pong chu HDL book☆30Sep 4, 2015Updated 11 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- Verilog UART☆591Feb 27, 2025Updated last year
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆22Aug 6, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆800Jan 28, 2026Updated 9 months ago
- Verilog HDL files☆193Oct 7, 2026Updated 3 weeks ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 3 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆12Mar 18, 2014Updated 12 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆644Oct 10, 2021Updated 5 years ago
- Computer Architecture course's project Fall 2018, Innopolis University.☆10Dec 6, 2018Updated 7 years ago
- 机器人使用了Xilinx的SPARTAN-6系列芯片以及ISE设计工具对机器人控制电路进行了设计和仿真，验证了电路的正确性和可靠性。同时机器人使用了温湿度传感器、人体感应传感器、超声波传感器、震动传感器、有毒气体传感器等，可以对灾区的环境和受困人员进行多方面的检测和响应。还…☆12Nov 15, 2023Updated 2 years ago
- This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.☆49Feb 22, 2017Updated 9 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- EDA Tools: Altera Quartus 13 Dockerfile☆16Jun 21, 2022Updated 4 years ago
- Basic RISC-V Test SoC☆212Apr 7, 2019Updated 7 years ago
- Simple 8-bit UART realization on Verilog HDL.☆121Apr 27, 2024Updated 2 years ago
- ☆140Sep 2, 2023Updated 3 years ago
- SystemVerilog Tutorial☆248Sep 27, 2026Updated last month
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆498Oct 17, 2026Updated 2 weeks ago