AngeloJacobo / FPGA_Book_ExperimentsLinks
My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
☆151Updated 4 years ago
Alternatives and similar repositories for FPGA_Book_Experiments
Users that are interested in FPGA_Book_Experiments are comparing it to the libraries listed below
Sorting:
- ☆106Updated 2 years ago
- Verilog HDL files☆154Updated last year
- SystemVerilog Tutorial☆177Updated 2 weeks ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆142Updated 2 weeks ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆64Updated 11 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆80Updated last year
- Verilog digital signal processing components☆157Updated 2 years ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated 2 weeks ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- A simple implementation of a UART modem in Verilog.☆157Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- Verilog implementation of multi-stage 32-bit RISC-V processor☆134Updated 4 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆56Updated last year
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆69Updated 3 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆183Updated last month
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆273Updated 4 months ago
- Verilog UART☆183Updated 12 years ago
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆159Updated last year
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆119Updated 9 years ago
- ☆166Updated 3 years ago
- Fixed Point Math Library for Verilog☆143Updated 11 years ago
- 100 Days of RTL☆402Updated last year
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆64Updated 3 years ago
- A huge VHDL library for FPGA and digital ASIC development☆403Updated this week
- A simple, basic, formally verified UART controller☆311Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆100Updated 2 years ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆59Updated last month