AngeloJacobo / FPGA_Book_ExperimentsLinks
My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
☆143Updated 4 years ago
Alternatives and similar repositories for FPGA_Book_Experiments
Users that are interested in FPGA_Book_Experiments are comparing it to the libraries listed below
Sorting:
- ☆99Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- A simple implementation of a UART modem in Verilog.☆151Updated 3 years ago
- Verilog HDL files☆149Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- Verilog UART☆178Updated 12 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆263Updated 2 months ago
- SystemVerilog Tutorial☆164Updated 3 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆119Updated 4 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆64Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆139Updated 2 months ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- Verilog digital signal processing components☆150Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆156Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 9 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆108Updated this week
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆148Updated last year
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated 2 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆175Updated this week
- This repository contains the design files of RISC-V Single Cycle Core☆52Updated last year
- A simple, basic, formally verified UART controller☆309Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆89Updated 2 years ago
- ☆163Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆111Updated 9 years ago
- Verilog modules required to get the OV7670 camera working☆73Updated 7 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆110Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆62Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago