AngeloJacobo / FPGA_Book_ExperimentsLinks
My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
☆144Updated 4 years ago
Alternatives and similar repositories for FPGA_Book_Experiments
Users that are interested in FPGA_Book_Experiments are comparing it to the libraries listed below
Sorting:
- ☆103Updated 2 years ago
- SystemVerilog Tutorial☆170Updated 4 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- Verilog HDL files☆152Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆53Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆105Updated last year
- Verilog digital signal processing components☆155Updated 2 years ago
- Basic RISC-V Test SoC☆141Updated 6 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆267Updated 3 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆122Updated 4 years ago
- This repo provide an index of VLSI content creators and their materials☆157Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated 2 weeks ago
- Simple 8-bit UART realization on Verilog HDL.☆109Updated last year
- A simple implementation of a UART modem in Verilog.☆154Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 10 months ago
- Verilog UART☆180Updated 12 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆141Updated 3 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆114Updated 3 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆179Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆152Updated last year
- ☆343Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆93Updated 2 years ago
- ☆165Updated 3 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆65Updated 3 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆112Updated 9 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆57Updated 2 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆36Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆109Updated last year