Verilog HDL files
☆176May 30, 2024Updated last year
Alternatives and similar repositories for Digital-Design
Users that are interested in Digital-Design are comparing it to the libraries listed below
Sorting:
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆14Feb 8, 2024Updated 2 years ago
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆13Feb 1, 2023Updated 3 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Dec 3, 2023Updated 2 years ago
- Performance Evaluation of AF_XDP Communication Patterns. Artifacts for "Are Kernel Drivers Ready For Accelerated Packet Processing Using …☆11Jun 11, 2024Updated last year
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆11Nov 2, 2020Updated 5 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 5 months ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Dec 12, 2025Updated 2 months ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Jun 30, 2020Updated 5 years ago
- This package provides a gnucap based qucsator implementation.☆15Feb 3, 2026Updated last month
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆228May 20, 2025Updated 9 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆137Oct 2, 2025Updated 5 months ago
- VEXTPROJ - the version control friendly system for creation of Vivado projects☆13Oct 25, 2025Updated 4 months ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 5 months ago
- Real-Time Image Processing for ASIC/FGPA☆23Feb 23, 2022Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- Library of FPGA architectures☆31Updated this week
- SiliconCompiler Design Gallery☆59Updated this week
- Simple fixed-cycle SDRAM Controller☆28Dec 14, 2019Updated 6 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- This repository contains the design files of RISC-V Pipeline Core☆66May 11, 2023Updated 2 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Jun 4, 2024Updated last year
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt☆135Updated this week
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆181Jan 29, 2024Updated 2 years ago
- Control of HP/Agilent/Keysight MSO-X/DSO-X 3000A Oscilloscope through python via PyVisa☆27Apr 28, 2021Updated 4 years ago
- ☆96Aug 31, 2021Updated 4 years ago
- Simple 8-bit UART realization on Verilog HDL.☆115Apr 27, 2024Updated last year
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆37Mar 22, 2019Updated 6 years ago
- Random test generator for Reti Logiche 2021-2022 project at Politecnico di Milano☆11Feb 13, 2022Updated 4 years ago
- Wameedh Scientific Club Deep Learning for Computer Vision workshop repository.☆12Apr 2, 2024Updated last year
- Simple UART transmitter and receiver☆30Jun 11, 2019Updated 6 years ago
- Provide a set of USB examples running on STM32 products based on USBX middleware software library.☆35Dec 21, 2023Updated 2 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- ☆29May 6, 2024Updated last year