Verilog HDL files
☆180May 23, 2026Updated 2 weeks ago
Alternatives and similar repositories for Digital-Design
Users that are interested in Digital-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementing Different Adder Structures in Verilog☆75Sep 3, 2019Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆49Dec 3, 2023Updated 2 years ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- TerosHDL documentation☆13Jul 27, 2025Updated 10 months ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 8 months ago
- ☆17Feb 16, 2023Updated 3 years ago
- Real-Time Image Processing for ASIC/FGPA☆28Feb 23, 2022Updated 4 years ago
- Simple fixed-cycle SDRAM Controller☆28Apr 26, 2026Updated last month
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆233May 20, 2025Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Jun 30, 2020Updated 5 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆55Aug 31, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆11Nov 2, 2020Updated 5 years ago
- Pulse generator on Basys 3 FPGA board☆11Aug 14, 2019Updated 6 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆148Oct 2, 2025Updated 8 months ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆13Aug 6, 2025Updated 10 months ago
- This repository contains the design files of RISC-V Pipeline Core☆72May 11, 2023Updated 3 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆45Mar 22, 2019Updated 7 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆18Dec 12, 2025Updated 5 months ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆27Jun 4, 2024Updated 2 years ago
- Simple table tennis game implemented in Verilog for the DE0-Nano☆13Sep 27, 2019Updated 6 years ago
- ☆99Aug 31, 2021Updated 4 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆468Sep 13, 2024Updated last year
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 8 months ago
- Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt☆156Apr 22, 2026Updated last month
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 8 months ago
- Hybrid Precoding/Combining for Rich or Poor Scattering Environments☆11Jul 19, 2019Updated 6 years ago
- Consider RISs as reflected antenna arrays and propose a framework to achieve fair beam allocations through a single RIS. Elucidate essent…☆12Oct 11, 2024Updated last year
- A Standalone Structural Verilog Parser☆98Mar 31, 2022Updated 4 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆13May 8, 2021Updated 5 years ago
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆602May 31, 2026Updated last week
- Repository for system verilog labs from cadence☆15Feb 9, 2020Updated 6 years ago