Verilog HDL files
☆191Oct 7, 2026Updated this week
Alternatives and similar repositories for Digital-Design
Users that are interested in Digital-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆16Feb 8, 2024Updated 2 years ago
- Bluetooth Low Energy (BLE) digital multimeter workshop, featuring the nPM2100 + nRF54L15☆17Sep 19, 2025Updated last year
- Implementing Different Adder Structures in Verilog☆78Sep 3, 2019Updated 7 years ago
- TerosHDL documentation☆13Aug 26, 2026Updated last month
- Performance Evaluation of AF_XDP Communication Patterns. Artifacts for "Are Kernel Drivers Ready For Accelerated Packet Processing Using …☆12Jun 11, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆249May 20, 2025Updated last year
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated last year
- Real-Time Image Processing for ASIC/FGPA☆29Feb 23, 2022Updated 4 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 9 years ago
- Simple fixed-cycle SDRAM Controller☆29Apr 26, 2026Updated 5 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆74Jun 7, 2026Updated 4 months ago
- Pulse generator on Basys 3 FPGA board☆11Aug 14, 2019Updated 7 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆36Jun 30, 2020Updated 6 years ago
- ☆26Oct 6, 2025Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆202Jul 28, 2021Updated 5 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 3 years ago
- Tutorials to learn FreeRTOS Kernel.☆99Feb 13, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆18Feb 1, 2023Updated 3 years ago
- ☆104Aug 31, 2021Updated 5 years ago
- FPGA Based Platformer Video Game☆49Nov 22, 2016Updated 9 years ago
- BYU Pynq PR Video Pipeline Hardware☆12Oct 2, 2025Updated last year
- Simple table tennis game implemented in Verilog for the DE0-Nano☆14Sep 27, 2019Updated 7 years ago
- ☆13Dec 1, 2024Updated last year
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- A dec-bin converter uses 2's complement.☆10Sep 24, 2024Updated 2 years ago
- ☆13Apr 1, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 4 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆21Aug 6, 2025Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆232Jan 29, 2024Updated 2 years ago
- 16-Point FFT is developed in order to accurately model that of the MATLAB function. . The module successfully tested using verilog testbe…☆19May 27, 2016Updated 10 years ago
- Simple 8-bit UART realization on Verilog HDL.☆121Apr 27, 2024Updated 2 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆16Oct 5, 2025Updated last year