FPGADude / Digital-Design
Verilog HDL files
☆131Updated 10 months ago
Alternatives and similar repositories for Digital-Design:
Users that are interested in Digital-Design are comparing it to the libraries listed below
- This repo provide an index of VLSI content creators and their materials☆147Updated 7 months ago
- SystemVerilog Tutorial☆138Updated 2 weeks ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated 10 months ago
- opensource EDA tool flor VLSI design☆32Updated last year
- Trying to get a new skill☆21Updated 3 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆119Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆11Updated 2 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆38Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- ☆109Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆235Updated 8 months ago
- ☆14Updated 2 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆96Updated 8 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆70Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- Lecture about FIR filter on an FPGA☆12Updated 10 months ago
- ☆16Updated last year
- I2C slave Verilog Design and TestBench☆21Updated 5 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆97Updated 4 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆125Updated 3 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆17Updated 11 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆159Updated this week
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆58Updated 11 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆85Updated last year
- Implementation of RISC-V RV32I☆16Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Updated 4 months ago
- ☆43Updated 3 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago