Verilog HDL files
☆179May 2, 2026Updated 2 weeks ago
Alternatives and similar repositories for Digital-Design
Users that are interested in Digital-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆15Feb 8, 2024Updated 2 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- Performance Evaluation of AF_XDP Communication Patterns. Artifacts for "Are Kernel Drivers Ready For Accelerated Packet Processing Using …☆11Jun 11, 2024Updated last year
- Implementing Different Adder Structures in Verilog☆75Sep 3, 2019Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆49Dec 3, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- TerosHDL documentation☆13Jul 27, 2025Updated 9 months ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆16Feb 1, 2023Updated 3 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 7 months ago
- ☆17Feb 16, 2023Updated 3 years ago
- Simple fixed-cycle SDRAM Controller☆28Apr 26, 2026Updated 3 weeks ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- Ben Eaters SAP-1 Architecture Implemented by Me.☆14May 17, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆232May 20, 2025Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Jun 30, 2020Updated 5 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆52Aug 31, 2025Updated 8 months ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆11Nov 2, 2020Updated 5 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆146Oct 2, 2025Updated 7 months ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆43Apr 5, 2025Updated last year
- This repository contains the design files of RISC-V Pipeline Core☆71May 11, 2023Updated 3 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆42Mar 22, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Dec 12, 2025Updated 5 months ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- This repository provides a collection of exercises focused on hardware description and design using the VHDL language. Whether you're a b…☆10Oct 16, 2023Updated 2 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆27Jun 4, 2024Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆190Jan 29, 2024Updated 2 years ago
- ☆100Aug 31, 2021Updated 4 years ago
- Simple table tennis game implemented in Verilog for the DE0-Nano☆13Sep 27, 2019Updated 6 years ago
- Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt☆152Apr 22, 2026Updated 3 weeks ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 7 months ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆12Aug 6, 2025Updated 9 months ago
- Simple 8-bit UART realization on Verilog HDL.☆119Apr 27, 2024Updated 2 years ago
- Learn FPGA Programming, published by Packt☆209Jun 9, 2024Updated last year
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆591May 10, 2026Updated last week