FPGADude / Digital-Design
Verilog HDL files
☆100Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for Digital-Design
- This repo provide an index of VLSI content creators and their materials☆136Updated 3 months ago
- ☆16Updated 10 months ago
- SystemVerilog Tutorial☆114Updated 11 months ago
- ☆120Updated 2 years ago
- ☆99Updated 11 months ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆29Updated 11 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆81Updated 2 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆96Updated 9 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆53Updated 3 weeks ago
- ☆40Updated last year
- Architectural design of data router in verilog☆27Updated 4 years ago
- ☆15Updated last year
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆46Updated 7 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆53Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆84Updated 4 years ago
- ☆36Updated 3 years ago
- opensource EDA tool flor VLSI design☆29Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆15Updated 6 months ago
- Two Level Cache Controller implementation in Verilog HDL☆36Updated 4 years ago
- ☆52Updated last year
- Static Timing Analysis Full Course☆43Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆108Updated this week
- RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog.☆18Updated 2 years ago