Verilog HDL files
☆193Oct 7, 2026Updated 3 weeks ago
Alternatives and similar repositories for Digital-Design
Users that are interested in Digital-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆203Jul 28, 2021Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆53Dec 3, 2023Updated 2 years ago
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆16Feb 8, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Implementing Different Adder Structures in Verilog☆78Sep 3, 2019Updated 7 years ago
- Bluetooth Low Energy (BLE) digital multimeter workshop, featuring the nPM2100 + nRF54L15☆17Sep 19, 2025Updated last year
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆42Oct 13, 2026Updated 2 weeks ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- ☆14Aug 8, 2026Updated 2 months ago
- TerosHDL documentation☆13Aug 26, 2026Updated 2 months ago
- Performance Evaluation of AF_XDP Communication Patterns. Artifacts for "Are Kernel Drivers Ready For Accelerated Packet Processing Using …☆12Jun 11, 2024Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆75Jun 7, 2026Updated 4 months ago
- This repository contains the design files of RISC-V Pipeline Core☆78May 11, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Image Processing Toolbox in Verilog using Basys3 FPGA☆250May 20, 2025Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆235Jan 29, 2024Updated 2 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- Motion Estimation implementation by using Verilog HDL☆14Jun 17, 2024Updated 2 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆721May 31, 2026Updated 5 months ago
- ☆17Feb 16, 2023Updated 3 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt☆190Apr 22, 2026Updated 6 months ago
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆161Aug 21, 2026Updated 2 months ago
- ☆16Oct 12, 2026Updated 2 weeks ago
- Efabless mpw7 submission☆16May 6, 2024Updated 2 years ago
- Simple projects with the CYC1000 FPGA board☆11Apr 21, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆19Apr 26, 2026Updated 6 months ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 9 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆71Apr 13, 2024Updated 2 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆51Mar 22, 2019Updated 7 years ago
- This is a Vivado project to create an IoT device with ZYBO (Zynq).☆13Jan 18, 2018Updated 8 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆36Jun 30, 2020Updated 6 years ago