FPGADude / Digital-DesignLinks
Verilog HDL files
☆146Updated last year
Alternatives and similar repositories for Digital-Design
Users that are interested in Digital-Design are comparing it to the libraries listed below
Sorting:
- This repo provide an index of VLSI content creators and their materials☆154Updated 11 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆262Updated 2 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆139Updated last year
- opensource EDA tool flor VLSI design☆33Updated last year
- SystemVerilog Tutorial☆159Updated 2 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆88Updated 2 years ago
- ☆161Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆63Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆174Updated 3 weeks ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆105Updated 3 years ago
- ☆114Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆140Updated 4 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆20Updated 2 months ago
- ☆12Updated 4 months ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated 2 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆112Updated 3 years ago
- 100 Days of RTL☆386Updated 11 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆61Updated last year
- ☆41Updated 2 years ago
- ☆15Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆104Updated 2 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆62Updated 9 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆115Updated 4 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆29Updated 2 weeks ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆69Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆18Updated 6 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆103Updated last year
- ☆16Updated last year
- Image Processing Toolbox in Verilog using Basys3 FPGA☆211Updated 2 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆15Updated 2 years ago