Verilog HDL files
☆178Mar 30, 2026Updated 3 weeks ago
Alternatives and similar repositories for Digital-Design
Users that are interested in Digital-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆14Feb 8, 2024Updated 2 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- Performance Evaluation of AF_XDP Communication Patterns. Artifacts for "Are Kernel Drivers Ready For Accelerated Packet Processing Using …☆11Jun 11, 2024Updated last year
- Implementing Different Adder Structures in Verilog☆75Sep 3, 2019Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Dec 3, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- TerosHDL documentation☆13Jul 27, 2025Updated 8 months ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆16Feb 1, 2023Updated 3 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 6 months ago
- Real-Time Image Processing for ASIC/FGPA☆23Feb 23, 2022Updated 4 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Simple fixed-cycle SDRAM Controller☆28Dec 14, 2019Updated 6 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Jun 30, 2020Updated 5 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆231May 20, 2025Updated 11 months ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆11Nov 2, 2020Updated 5 years ago
- Pulse generator on Basys 3 FPGA board☆11Aug 14, 2019Updated 6 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆145Oct 2, 2025Updated 6 months ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆41Apr 5, 2025Updated last year
- This repository contains the design files of RISC-V Pipeline Core☆71May 11, 2023Updated 2 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆40Mar 22, 2019Updated 7 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Dec 12, 2025Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 9 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆26Jun 4, 2024Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆185Jan 29, 2024Updated 2 years ago
- ☆99Aug 31, 2021Updated 4 years ago
- Simple table tennis game implemented in Verilog for the DE0-Nano☆13Sep 27, 2019Updated 6 years ago
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 6 months ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simple 8-bit UART realization on Verilog HDL.☆116Apr 27, 2024Updated last year
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆10Aug 6, 2025Updated 8 months ago
- Hybrid Precoding/Combining for Rich or Poor Scattering Environments☆11Jul 19, 2019Updated 6 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 4 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆13May 8, 2021Updated 4 years ago
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆565Apr 12, 2026Updated last week
- ☆13Dec 1, 2024Updated last year