FPGADude / Digital-DesignLinks
Verilog HDL files
☆141Updated last year
Alternatives and similar repositories for Digital-Design
Users that are interested in Digital-Design are comparing it to the libraries listed below
Sorting:
- SystemVerilog Tutorial☆149Updated 3 weeks ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆78Updated last year
- This repo provide an index of VLSI content creators and their materials☆150Updated 9 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆47Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆123Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated last year
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- opensource EDA tool flor VLSI design☆33Updated last year
- ☆111Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆168Updated last week
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆13Updated 4 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆11Updated 10 months ago
- ☆43Updated 3 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆132Updated 3 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆106Updated 4 years ago
- UART implementation using verilog☆19Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- Architectural design of data router in verilog☆30Updated 5 years ago
- A Single Cycle Risc-V 32 bit CPU☆46Updated 2 years ago
- ☆159Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆91Updated last year
- Trying to get a new skill☆23Updated 5 months ago
- Lecture about FIR filter on an FPGA☆12Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- ☆15Updated 2 years ago
- UVM and System Verilog Manuals☆42Updated 6 years ago
- ☆19Updated last year