joewing / memsim
Memory Simulator and Optimizer
☆21Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for memsim
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆92Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 5 months ago
- ☆42Updated 3 years ago
- The multi-core cluster of a PULP system.☆56Updated last week
- Original RISC-V 1.0 implementation. Not supported.☆40Updated 6 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆20Updated 2 weeks ago
- ☆63Updated 5 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆26Updated 7 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆30Updated 9 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆78Updated last month
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆19Updated 2 weeks ago
- Extensible FPGA control platform☆54Updated last year
- Platform Level Interrupt Controller☆35Updated 6 months ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆43Updated 5 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆94Updated last year
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆41Updated 3 years ago
- BSC Development Workstation (BDW)☆27Updated last week
- CMod-S6 SoC☆36Updated 6 years ago
- Basic floating-point components for RISC-V processors☆63Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆46Updated 9 years ago
- Documentation for the BOOM processor☆47Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- Experiments with fixed function renderers and Chisel HDL☆58Updated 5 years ago
- Pulp virtual platform☆21Updated 2 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated last week