joewing / memsimLinks
Memory Simulator and Optimizer
☆23Updated 5 years ago
Alternatives and similar repositories for memsim
Users that are interested in memsim are comparing it to the libraries listed below
Sorting:
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated last week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100Updated 6 years ago
- Pulp virtual platform☆23Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- Platform Level Interrupt Controller☆41Updated last year
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆57Updated 7 months ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆14Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆106Updated this week
- General Purpose IO with APB4 interface☆12Updated last year
- An open-source custom cache generator.☆34Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆44Updated last month
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated last month
- HF-RISC SoC☆36Updated last month
- Simple runtime for Pulp platforms☆48Updated this week
- FGPU is a soft GPU architecture general purpose computing☆58Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- An implementation of RISC-V☆37Updated last week
- Cross EDA Abstraction and Automation☆39Updated this week
- ☆68Updated this week
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last month