joewing / memsimLinks
Memory Simulator and Optimizer
☆22Updated 5 years ago
Alternatives and similar repositories for memsim
Users that are interested in memsim are comparing it to the libraries listed below
Sorting:
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- The multi-core cluster of a PULP system.☆108Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- ☆78Updated last week
- ☆63Updated 6 years ago
- Simple runtime for Pulp platforms☆49Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- SoftCPU/SoC engine-V☆55Updated 6 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- ☆15Updated 4 years ago
- FPGA Assembly (FASM) Parser and Generator☆96Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆147Updated last month
- Visual Simulation of Register Transfer Logic☆101Updated last month
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- Chisel HDL example applications☆30Updated 3 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆112Updated 2 months ago
- A Tiny Processor Core☆112Updated 2 months ago