Memory Simulator and Optimizer
☆22Oct 23, 2019Updated 6 years ago
Alternatives and similar repositories for memsim
Users that are interested in memsim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple implementation of cache using VHDL☆19Jun 5, 2017Updated 9 years ago
- ☆29Feb 2, 2017Updated 9 years ago
- PetaLinux BSPs for Digilent☆16Aug 15, 2016Updated 10 years ago
- VHDL-Mips-Pipeline-Microprocessor☆15May 2, 2012Updated 14 years ago
- ☆26Apr 3, 2026Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆18Feb 22, 2018Updated 8 years ago
- A testbench for an axi lite custom IP☆24Dec 18, 2014Updated 11 years ago
- ☆15Apr 11, 2024Updated 2 years ago
- Source repository for BECE Vault — the free, semester-wise notes library for Bachelor in Computer Engineering at Pokhara University. Brow…☆22Updated this week
- Open Shop Scheduling Problem resolution via Ant Colony Optimization algorithm.☆14Mar 28, 2023Updated 3 years ago
- ☆14Apr 6, 2025Updated last year
- example code for the logi-boards from pong chu HDL book☆30Sep 4, 2015Updated 11 years ago
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 11 years ago
- Python Cache Hierarchy Simulator☆99Jul 29, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 7 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated 2 years ago
- Toy Operating System☆11Jan 30, 2016Updated 10 years ago
- Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"☆12Jan 12, 2022Updated 4 years ago
- Official repository for ICML 2024 paper "MoRe Fine-Tuning with 10x Fewer Parameters"☆22Oct 14, 2025Updated 11 months ago
- An interactive digital logic simulator with verilog support (Yosys)☆29Sep 17, 2026Updated 3 weeks ago
- Simulator or Non-Uniform Cache Architectures☆10Aug 27, 2018Updated 8 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- ☆16Apr 18, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Oct 25, 2022Updated 3 years ago
- ☆11Aug 29, 2026Updated last month
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆20Sep 15, 2025Updated last year
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Oct 2, 2026Updated last week
- ☆13May 21, 2024Updated 2 years ago
- Parks-McClellan algorithm for FIR filter design☆34Aug 13, 2026Updated last month
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆20Jan 12, 2023Updated 3 years ago
- Wraps `cargo install` for better local, non-conflicting installation☆13Jul 31, 2024Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A C++ Hardware Description Language and Toolchain☆24Oct 27, 2023Updated 2 years ago
- Audio libs for load and play some audio files☆10Jan 3, 2021Updated 5 years ago
- 3-axis Accelerometer☆14Aug 20, 2018Updated 8 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc …☆15May 3, 2015Updated 11 years ago
- An ORM-ish library for Zig.☆14Sep 20, 2026Updated 2 weeks ago
- Automata Benchmark Suite☆23Oct 23, 2023Updated 2 years ago