Memory Simulator and Optimizer
☆22Oct 23, 2019Updated 6 years ago
Alternatives and similar repositories for memsim
Users that are interested in memsim are comparing it to the libraries listed below
Sorting:
- ☆29Feb 2, 2017Updated 9 years ago
- Neural Network Accelerator Simulator☆12May 19, 2016Updated 9 years ago
- PetaLinux BSPs for Digilent☆16Aug 15, 2016Updated 9 years ago
- VHDL-Mips-Pipeline-Microprocessor☆15May 2, 2012Updated 13 years ago
- Code that goes with the Digilent Maker Space projects- to share and improve all code here is shared under the Creative Commons 3.0 Licens…☆21Jun 5, 2014Updated 11 years ago
- ☆19Feb 22, 2018Updated 8 years ago
- A Comprehensive Benchmark Suite for Graph Computing☆69Feb 20, 2019Updated 7 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆61Jul 22, 2025Updated 7 months ago
- ☆13Jan 28, 2026Updated last month
- A tunnel for getting behind NATs☆18Nov 23, 2013Updated 12 years ago
- A testbench for an axi lite custom IP☆23Dec 18, 2014Updated 11 years ago
- ☆15Apr 11, 2024Updated last year
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆12May 17, 2024Updated last year
- Open Shop Scheduling Problem resolution via Ant Colony Optimization algorithm.☆14Mar 28, 2023Updated 2 years ago
- ☆12Apr 6, 2025Updated 11 months ago
- Paper list for accleration of transformers☆14Jul 1, 2023Updated 2 years ago
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- example code for the logi-boards from pong chu HDL book☆30Sep 4, 2015Updated 10 years ago
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 10 years ago
- Generic, minimalist, parallelizable Merkle tree☆14Oct 9, 2018Updated 7 years ago
- Python Cache Hierarchy Simulator☆101Jul 29, 2025Updated 7 months ago
- Wrappers for QuickCheck and PropEr testing tools☆21Jan 1, 2017Updated 9 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- Official implementation of ICML'24 paper "LQER: Low-Rank Quantization Error Reconstruction for LLMs"☆19Jul 11, 2024Updated last year
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- Dense optical flow toolbox (from C.Liu)☆18Jun 14, 2012Updated 13 years ago
- The template for VLSI project☆26May 10, 2019Updated 6 years ago
- Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"☆12Jan 12, 2022Updated 4 years ago
- A pipelined MIPS-Lite CPU implementation☆22Dec 15, 2009Updated 16 years ago
- Simulator or Non-Uniform Cache Architectures☆10Aug 27, 2018Updated 7 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆18Jul 9, 2024Updated last year
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- ☆10Mar 18, 2020Updated 6 years ago
- ☆14Apr 18, 2024Updated last year
- ☆21Jan 21, 2026Updated last month
- The json encoding modules from mochiweb☆25May 20, 2015Updated 10 years ago
- An ORM-ish library for Zig.☆13Mar 6, 2026Updated 2 weeks ago
- ☆17Oct 25, 2022Updated 3 years ago
- ☆10Oct 23, 2016Updated 9 years ago