Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
☆62Mar 5, 2023Updated 3 years ago
Alternatives and similar repositories for xv6-riscv-fpga
Users that are interested in xv6-riscv-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Port of MIT's xv6 OS to 32 bit RISC V☆44Jun 13, 2022Updated 4 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 5 years ago
- The xv6 operating system, ported to the Raspberry Pi☆16Oct 16, 2019Updated 6 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- ☆10Aug 30, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 6 months ago
- Contents from Solaris 8 Source Foundation☆11Oct 11, 2021Updated 4 years ago
- ☆10Dec 17, 2022Updated 3 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆17Apr 14, 2023Updated 3 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 6 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- Endlos Computer☆12Sep 12, 2024Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.☆18Jan 31, 2024Updated 2 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆21Apr 7, 2026Updated 5 months ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Git conversion of UCB CSRG's BSD SCCS files: BSD Unix source code history☆19Dec 3, 2019Updated 6 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 8 months ago
- Source code of Research Unix v8, released by The Unix Heritage Society.☆19Jun 27, 2019Updated 7 years ago
- A Full Hardware Real-Time Ray-Tracer☆116Nov 16, 2025Updated 9 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆164Dec 19, 2025Updated 8 months ago
- ☆21Jul 12, 2024Updated 2 years ago
- Kakao Linux☆40Aug 6, 2026Updated last month
- The UNIX System V Release 4 source code for the AT&T 3B2☆16Nov 5, 2022Updated 3 years ago
- Synthesizable Uxn CPU☆18Jul 14, 2022Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Port of the xv6 OS to the VisionFive 2 RISC V board☆25Mar 26, 2023Updated 3 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- This repository is the original work of Paul Nankervis and originally lived at this location: https://skn.noip.me/pdp11/pdp11.html☆16Nov 23, 2022Updated 3 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆46Mar 24, 2026Updated 5 months ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆15Mar 11, 2019Updated 7 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- Yet another port of my PDP11 simulator☆22Jul 26, 2021Updated 5 years ago
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,113May 29, 2026Updated 3 months ago