Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
☆62Mar 5, 2023Updated 3 years ago
Alternatives and similar repositories for xv6-riscv-fpga
Users that are interested in xv6-riscv-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The xv6 operating system, ported to the Raspberry Pi☆16Oct 16, 2019Updated 6 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- ☆20Jul 12, 2024Updated last year
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated last month
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Contents from Solaris 8 Source Foundation☆11Oct 11, 2021Updated 4 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- ☆10Dec 17, 2022Updated 3 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 3 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21May 12, 2026Updated 2 weeks ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- Endlos Computer☆11Sep 12, 2024Updated last year
- ☆11Jun 9, 2022Updated 3 years ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆42Mar 24, 2026Updated 2 months ago
- A highly-configurable RISC-V Core☆40Dec 27, 2025Updated 5 months ago
- "One Man Unix", archive of the Unix clone written (before Linus !) by the late Dr Steve Hosgood, and extended by Terry Barnaby☆58Dec 5, 2016Updated 9 years ago
- ☆37Sep 17, 2022Updated 3 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Isle FPGA Computer☆86Updated this week
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Git conversion of UCB CSRG's BSD SCCS files: BSD Unix source code history☆20Dec 3, 2019Updated 6 years ago
- Research UNIX v7 ported the the Raspberry Pi☆71Dec 9, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Source code of Research Unix v8, released by The Unix Heritage Society.☆19Jun 27, 2019Updated 6 years ago
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- The SunOS 4.1.3 source code.☆14May 14, 2023Updated 3 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆161Dec 19, 2025Updated 5 months ago
- SAR ADC on tiny tapeout☆51Jan 29, 2025Updated last year
- 64bit port of xv6☆142Sep 22, 2019Updated 6 years ago
- A project to port the si5351 clock library to micropython☆17Dec 2, 2024Updated last year
- The UNIX System V Release 4 source code for the AT&T 3B2☆16Nov 5, 2022Updated 3 years ago
- Synthesizable Uxn CPU☆18Jul 14, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Kakao Linux☆39May 30, 2025Updated 11 months ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆15Mar 11, 2019Updated 7 years ago
- This repository is the original work of Paul Nankervis and originally lived at this location: https://skn.noip.me/pdp11/pdp11.html☆15Nov 23, 2022Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago