Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
☆62Mar 5, 2023Updated 3 years ago
Alternatives and similar repositories for xv6-riscv-fpga
Users that are interested in xv6-riscv-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Port of MIT's xv6 OS to 32 bit RISC V☆44Jun 13, 2022Updated 3 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- ☆19Jul 12, 2024Updated last year
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated last week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Contents from Solaris 8 Source Foundation☆11Oct 11, 2021Updated 4 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- ☆10Dec 17, 2022Updated 3 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 5 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 3 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Apr 7, 2025Updated last year
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- A highly-configurable RISC-V Core☆35Dec 27, 2025Updated 3 months ago
- Endlos Computer☆11Sep 12, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆10Jun 9, 2022Updated 3 years ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆41Mar 24, 2026Updated 3 weeks ago
- "One Man Unix", archive of the Unix clone written (before Linus !) by the late Dr Steve Hosgood, and extended by Terry Barnaby☆58Dec 5, 2016Updated 9 years ago
- ☆39Sep 17, 2022Updated 3 years ago
- This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.☆18Jan 31, 2024Updated 2 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Isle FPGA Computer☆82Apr 1, 2026Updated 2 weeks ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Git conversion of UCB CSRG's BSD SCCS files: BSD Unix source code history☆21Dec 3, 2019Updated 6 years ago
- Research UNIX v7 ported the the Raspberry Pi☆69Dec 9, 2022Updated 3 years ago
- Port of the xv6 OS to the VisionFive 2 RISC V board☆24Mar 26, 2023Updated 3 years ago
- Source code of Research Unix v8, released by The Unix Heritage Society.☆18Jun 27, 2019Updated 6 years ago
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 2 years ago
- The SunOS 4.1.3 source code.☆14May 14, 2023Updated 2 years ago
- SAR ADC on tiny tapeout☆50Jan 29, 2025Updated last year
- 64bit port of xv6☆142Sep 22, 2019Updated 6 years ago
- The UNIX System V Release 4 source code for the AT&T 3B2☆16Nov 5, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Synthesizable Uxn CPU☆17Jul 14, 2022Updated 3 years ago
- Kakao Linux☆39May 30, 2025Updated 10 months ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- This repository is the original work of Paul Nankervis and originally lived at this location: https://skn.noip.me/pdp11/pdp11.html☆15Nov 23, 2022Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 2 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- Yet another port of my PDP11 simulator☆22Jul 26, 2021Updated 4 years ago