Xilinx / RFNoC-HLS-WINLAB

Related projects ⓘ

Alternatives and complementary repositories for RFNoC-HLS-WINLAB

• Xilinx / RFNoC-HLS-ATSC-RX
  ☆26Updated 7 years ago
• IMDEANetworksWNG / MIMORPH
  ☆27Updated 9 months ago
• pothosware / PothosZynq
  DMA source and sink blocks for Xilinx Zynq FPGAs
  ☆22Updated 4 years ago
• strath-sdr / rfsoc_notebooks
  A collection of RFSoC introductory notebooks for PYNQ.
  ☆19Updated 3 years ago
• MazinLab / RFSoC_OPFB
  A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC
  ☆24Updated 2 months ago
• analogdevicesinc / TransceiverToolbox
  MATLAB toolbox for ADI transceiver products
  ☆57Updated this week
• WiLab / sdruOFDM
  OFDM implemented in MATLAB for USRP radios with MAC Layer
  ☆42Updated 10 years ago
• freecores / dvb_s2_ldpc_decoder
  DVB-S2 LDPC Decoder
  ☆25Updated 10 years ago
• strath-sdr / rfsoc_frequency_planner
  An RFSoC Frequency Planner developed using Python.
  ☆20Updated last year
• dverhaert / GNUradio-802.11ah
  IEEE 802.11ah transceiver
  ☆23Updated 6 years ago
• Xilinx / RFSoC2x2-PYNQ
  RFSoC2x2 board repo for PYNQ
  ☆17Updated 2 years ago
• strath-sdr / rfsoc_ofdm
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆44Updated last year
• EttusResearch / rfnoc-pfb-channelizer
  RFNoC out-of-tree module for a channelizer
  ☆15Updated 6 years ago
• Teddy-van-Jerry / sdr-psk-fpga
  Dual-Mode PSK Transceiver on SDR With FPGA
  ☆21Updated last month
• strath-sdr / rfsoc_qpsk
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆91Updated last year
• guilleortas / LoRa-SDR-receiver-MATLAB
  This is a MATLAB SDR implementation of a LoRa receiver: demodulation and decoding
  ☆24Updated 7 years ago
• Xilinx / RFSoC-PYNQ
  Python productivity for RFSoC platforms
  ☆57Updated 6 months ago
• strath-sdr / pynq_agc
  Demonstration of Automatic Gain Control with PYNQ
  ☆11Updated 2 years ago
• catkira / CIC
  HDL code for a complex multiplier with AXI stream interface
  ☆16Updated last year
• MicroPhase / antsdr-pynq
  pynq framework for antsdr
  ☆33Updated 5 months ago
• DingranFeng / ADALM-PLUTO
  64QAM Wireless communication on ADALM-PLUTO (a SDR active learning module), written in MATLAB, based on some APIs and existing functions.
  ☆14Updated last year
• drom / OFDM
  Orthogonal Frequency Division Multiplexing pipeline
  ☆27Updated 6 years ago
• catkira / complex_multiplier
  HDL code for a complex multiplier with AXI stream Interface
  ☆13Updated last year
• oscimp / oscimpDigital
  OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
  ☆49Updated 2 weeks ago
• ucsdsysnet / sparsdr
  ☆68Updated last year
• ianhchuang / EPC-Gen2-RFID-Tag-Baseband-Processor
  Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers
  ☆29Updated 2 years ago
• aff3ct / dvbs2
  DVB-S2 SDR Transceiver powerded by AFF3CT & StreamPU.
  ☆24Updated 2 weeks ago
• strath-sdr / rfsoc_sam
  RFSoC Spectrum Analyser Module on PYNQ.
  ☆69Updated 4 months ago
• cea-wind / hls_ldpc_dec
  Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..
  ☆36Updated 5 years ago
• mesarcik / DRFM
  Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"
  ☆22Updated 2 years ago