Alternatives and similar repositories for RFNoC-HLS-WINLAB

Users that are interested in RFNoC-HLS-WINLAB are comparing it to the libraries listed below

• Xilinx / RFNoC-HLS-ATSC-RX
  ☆27Updated 8 years ago
• IMDEANetworksWNG / MIMORPH
  ☆28Updated last year
• pothosware / PothosZynq
  DMA source and sink blocks for Xilinx Zynq FPGAs
  ☆22Updated 5 years ago
• EttusResearch / rfnoc-apps
  Example applications for UHD/RFNoC
  ☆16Updated 3 years ago
• strath-sdr / rfsoc_ofdm
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆50Updated 2 years ago
• analogdevicesinc / TransceiverToolbox
  MATLAB toolbox for ADI transceiver products
  ☆62Updated 3 months ago
• xdsopl / LDPC
  Playing with Low-density parity-check codes
  ☆96Updated 2 years ago
• EttusResearch / meta-ettus
  Yocto Project BSPs for Ettus Products
  ☆35Updated 5 months ago
• myriadrf / LimeADPD
  Lime Adaptive Digital Predistortion
  ☆25Updated last year
• freecores / dvb_s2_ldpc_decoder
  DVB-S2 LDPC Decoder
  ☆27Updated 11 years ago
• EttusResearch / rfnoc-pfb-channelizer
  RFNoC out-of-tree module for a channelizer
  ☆16Updated 7 years ago
• tmatsuya / xapp1026
  LightWeight IP Application Examples for Xilinx FPGA
  ☆15Updated 9 years ago
• myriadrf / LimeSDR-PCIe_GW
  Altera Cyclone IV FPGA project for the PCIe LimeSDR board
  ☆39Updated 2 years ago
• strath-sdr / rfsoc_notebooks
  A collection of RFSoC introductory notebooks for PYNQ.
  ☆23Updated 3 years ago
• opencpi / opencpi
  Open Component Portability Infrastructure
  ☆61Updated 4 years ago
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆17Updated 4 years ago
• analogdevicesinc / linux_image_ADI-scripts
  ADI Scripts for Linux images
  ☆28Updated last week
• analogdevicesinc / MathWorks_tools
  Scripts and tools created by ADI to be used with MATLAB and Simulink with ADI products
  ☆76Updated 4 years ago
• Xilinx / RFSoC-PYNQ
  Python productivity for RFSoC platforms
  ☆78Updated 3 weeks ago
• marsiau / PYNQ-RTL-SDR
  A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR
  ☆21Updated 5 years ago
• strath-sdr / rfsoc_qsfp_offload
  RFSoC QSFP Data Offload Design with GNU Radio
  ☆22Updated 7 months ago
• strath-sdr / pynq_agc
  Demonstration of Automatic Gain Control with PYNQ
  ☆15Updated 3 years ago
• theseus-cores / theseus-cores
  Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)
  ☆16Updated 3 years ago
• analogdevicesinc / u-boot-xlnx
  The official Xilinx u-boot repository
  ☆17Updated last month
• yugithub / OFDM-baseband
  Verilog实现OFDM基带
  ☆44Updated 9 years ago
• B0WEN-HU / gr-verilog
  This is an OOT module for GNU Radio integrating verilog simulation feature
  ☆38Updated 5 years ago
• ucb-ee290c / fa18-modem
  LTE/WiFi/5G-NR SDR Transceiver
  ☆54Updated 6 years ago
• cea-wind / hls_ldpc_dec
  Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..
  ☆38Updated 6 years ago
• OpenResearchInstitute / DVB-receiver
  Work being done on the DVB-receiver for Phase 4 Ground.
  ☆58Updated 2 years ago
• myriadrf / FreeSRP_GW
  The FPGA design for the FreeSRP's Artix 7 FPGA
  ☆25Updated 8 years ago