Xilinx / RFNoC-HLS-WINLABLinks
☆16Updated 4 years ago
Alternatives and similar repositories for RFNoC-HLS-WINLAB
Users that are interested in RFNoC-HLS-WINLAB are comparing it to the libraries listed below
Sorting:
- ☆27Updated 8 years ago
- ☆28Updated last year
- MATLAB toolbox for ADI transceiver products☆62Updated 7 months ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆23Updated 5 years ago
- Example applications for UHD/RFNoC☆18Updated 3 years ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆19Updated 2 years ago
- Python productivity for RFSoC platforms☆83Updated last month
- Open-source 802.11a WLAN PHY☆65Updated 4 years ago
- RFNoC out-of-tree module for a channelizer☆16Updated 7 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 4 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- pynq framework for antsdr☆36Updated last year
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆73Updated 2 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆16Updated 3 years ago
- MATLAB toolbox for ADI high speed converter products☆27Updated 3 months ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆37Updated last year
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Lime Adaptive Digital Predistortion☆27Updated last year
- The official Xilinx u-boot repository☆18Updated 3 weeks ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆54Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- Playing with Low-density parity-check codes☆98Updated 2 years ago
- This is a MATLAB SDR implementation of a LoRa receiver: demodulation and decoding☆28Updated 8 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last month
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- OFDM implemented in MATLAB for USRP radios with MAC Layer☆45Updated 11 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆15Updated 9 years ago