Xilinx / RFNoC-HLS-WINLABLinks
☆16Updated 4 years ago
Alternatives and similar repositories for RFNoC-HLS-WINLAB
Users that are interested in RFNoC-HLS-WINLAB are comparing it to the libraries listed below
Sorting:
- ☆27Updated 8 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24Updated 5 years ago
- ☆28Updated last year
- The implementation of AD9371 on KC705☆20Updated 8 months ago
- LTE/WiFi/5G-NR SDR Transceiver☆56Updated 7 years ago
- RFNoC out-of-tree module for a channelizer☆16Updated 7 years ago
- Lime Digital Signal Processing☆28Updated 2 months ago
- Open-source 802.11a WLAN PHY☆66Updated 4 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆26Updated 4 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Updated 3 years ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆20Updated 3 years ago
- MATLAB toolbox for ADI transceiver products☆64Updated 3 weeks ago
- Demonstration of Automatic Gain Control with PYNQ☆17Updated 3 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Updated 10 months ago
- OFDM implemented in MATLAB for USRP radios with MAC Layer☆46Updated 11 years ago
- DVB-S2 LDPC Decoder☆29Updated 11 years ago
- Python productivity for RFSoC platforms☆88Updated 3 months ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Updated 4 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆26Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Updated 2 weeks ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆113Updated 2 weeks ago
- Example applications for UHD/RFNoC☆19Updated 3 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆15Updated 10 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 6 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆224Updated 9 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- Verilog实现OFDM基带☆45Updated 10 years ago
- Open Component Portability Infrastructure☆62Updated 4 years ago
- Playing with Low-density parity-check codes☆99Updated 2 years ago