Alternatives and similar repositories for RFNoC-HLS-WINLAB

Users that are interested in RFNoC-HLS-WINLAB are comparing it to the libraries listed below

• Xilinx / RFNoC-HLS-ATSC-RX
  ☆27Updated 8 years ago
• IMDEANetworksWNG / MIMORPH
  ☆28Updated last year
• pothosware / PothosZynq
  DMA source and sink blocks for Xilinx Zynq FPGAs
  ☆23Updated 5 years ago
• ekigwana / adi_dmac_iio_client
  Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac
  ☆17Updated 3 years ago
• strath-sdr / rfsoc_notebooks
  A collection of RFSoC introductory notebooks for PYNQ.
  ☆26Updated 4 years ago
• jgaeddert / liquid-wlan
  Open-source 802.11a WLAN PHY
  ☆66Updated 4 years ago
• srsran / zynq_timestamping
  Open source Zynq timestamping implementation from Software Radio Systems (SRS)
  ☆74Updated 3 years ago
• analogdevicesinc / TransceiverToolbox
  MATLAB toolbox for ADI transceiver products
  ☆64Updated last week
• dverhaert / GNUradio-802.11ah
  IEEE 802.11ah transceiver
  ☆29Updated 5 months ago
• myriadrf / LimeDSP
  Lime Digital Signal Processing
  ☆28Updated last month
• Xilinx / wireless-apps
  Software, BSPs etc. for 5G wireless IP and PetaLinux
  ☆19Updated 3 years ago
• WiLab / sdruOFDM
  OFDM implemented in MATLAB for USRP radios with MAC Layer
  ☆45Updated 11 years ago
• freecores / dvb_s2_ldpc_decoder
  DVB-S2 LDPC Decoder
  ☆29Updated 11 years ago
• xdsopl / LDPC
  Playing with Low-density parity-check codes
  ☆99Updated 2 years ago
• EttusResearch / rfnoc-pfb-channelizer
  RFNoC out-of-tree module for a channelizer
  ☆16Updated 7 years ago
• catkira / open5G_phy
  A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
  ☆219Updated 8 months ago
• strath-sdr / pynq_agc
  Demonstration of Automatic Gain Control with PYNQ
  ☆17Updated 3 years ago
• MicroPhase / antsdr_standalone
  Standalone application based on ADI hdl and no_OS for ANTSDR.
  ☆23Updated 9 months ago
• B0WEN-HU / gr-verilog
  This is an OOT module for GNU Radio integrating verilog simulation feature
  ☆38Updated 6 years ago
• Xilinx / RFSoC-PYNQ
  Python productivity for RFSoC platforms
  ☆87Updated 2 months ago
• ucb-ee290c / fa18-modem
  LTE/WiFi/5G-NR SDR Transceiver
  ☆56Updated 7 years ago
• EttusResearch / meta-ettus
  Yocto Project BSPs for Ettus Products
  ☆37Updated 4 months ago
• drom / OFDM
  Orthogonal Frequency Division Multiplexing pipeline
  ☆31Updated 7 years ago
• strath-sdr / rfsoc_ofdm
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆59Updated last week
• bmorgan5 / fun_ofdm
  802.11a PHY Layer Implementation for USRP
  ☆48Updated 3 years ago
• guilleortas / LoRa-SDR-receiver-MATLAB
  This is a MATLAB SDR implementation of a LoRa receiver: demodulation and decoding
  ☆28Updated 8 years ago
• oscimp / oscimpDigital
  OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
  ☆58Updated last month
• drmpeg / gr-dvbs2rx
  DVB-S2 and DVB-T2 receiver blocks for GNU Radio
  ☆68Updated 4 months ago
• MicroPhase / antsdr-pynq
  pynq framework for antsdr
  ☆37Updated last year
• tmatsuya / xapp1026
  LightWeight IP Application Examples for Xilinx FPGA
  ☆15Updated 10 years ago