Alternatives and similar repositories for meta-antmicro

Users that are interested in meta-antmicro are comparing it to the libraries listed below

• antmicro / kenning
  ☆80Updated last month
• antmicro / pyrenode3
  ☆26Updated 3 months ago
• riscv / meta-riscv
  OpenEmbedded/Yocto layer for RISC-V Architecture
  ☆406Updated this week
• lucaceresoli / zynqmp-pmufw-builder
  A simple script to build a PMU firmware for Xilinx ZynqMP
  ☆36Updated 3 months ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆654Updated 2 months ago
• edatasheets / digital-datasheets
  ☆12Updated 7 months ago
• Xilinx / meta-xilinx
  Collection of Yocto Project layers to enable AMD Xilinx products
  ☆165Updated this week
• hexdae / toolchains_riscv_gnu
  RISC-V bazel toolchains for GCC compilation
  ☆13Updated last year
• litex-hub / litex-boards
  LiteX boards files
  ☆426Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆403Updated 8 months ago
• OE4T / tegra-demo-distro
  Reference/demonstration distro for meta-tegra
  ☆100Updated 2 weeks ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆425Updated 4 months ago
• antmicro / renode-test-action
  GitHub Action allowing to run tests in the Renode framework
  ☆18Updated 3 months ago
• agoessling / rules_vivado
  Bazel rules for Xilinx Vivado
  ☆19Updated 3 years ago
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆252Updated last month
• ztachip / ztachip
  Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.
  ☆261Updated 5 months ago
• OE4T / meta-tegra
  BSP layer for NVIDIA Jetson platforms, based on L4T
  ☆491Updated this week
• antmicro / warp-pipe
  ☆16Updated 11 months ago
• gatecat / CSI2Rx
  Open Source 4k CSI-2 Rx core for Xilinx FPGAs
  ☆402Updated 6 years ago
• RHSResearchLLC / NiteFury-and-LiteFury
  Public repository for Litefury & Nitefury
  ☆299Updated last year
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆424Updated 2 years ago
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆228Updated 3 years ago
• renode / renode-infrastructure
  ☆97Updated this week
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆494Updated 3 weeks ago
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆584Updated this week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆406Updated this week
• Xilinx / yocto-manifests
  Repo Manifests for the Yocto Project Build System
  ☆33Updated 2 weeks ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆299Updated 3 years ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆824Updated 3 months ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆277Updated last year