antmicro / meta-antmicro

Related projects ⓘ

Alternatives and complementary repositories for meta-antmicro

• antmicro / kenning
  ☆56Updated last week
• antmicro / pyrav4l2
  Pythonic, Really Awesome V4L2 utility
  ☆18Updated 9 months ago
• antmicro / pyrenode3
  ☆20Updated last week
• antmicro / renode-test-action
  GitHub Action allowing to run tests in the Renode framework
  ☆16Updated last month
• antmicro / rdfm
  ☆18Updated this week
• antmicro / warp-pipe
  ☆13Updated 2 months ago
• agoessling / rules_vivado
  Bazel rules for Xilinx Vivado
  ☆18Updated 2 years ago
• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆119Updated this week
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆110Updated 4 months ago
• open-logic / open-logic
  Open Logic HDL Standard Library
  ☆353Updated last week
• litex-hub / litex-boards
  LiteX boards files
  ☆379Updated this week
• antmicro / grabthecam
  ☆18Updated 9 months ago
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆223Updated 6 months ago
• lucaceresoli / zynqmp-pmufw-builder
  A simple script to build a PMU firmware for Xilinx ZynqMP
  ☆31Updated 4 months ago
• riscv / meta-riscv
  OpenEmbedded/Yocto layer for RISC-V Architecture
  ☆366Updated 2 weeks ago
• pulp-platform / mempool
  A 256-RISC-V-core system with low-latency access into shared L1 memory.
  ☆274Updated last week
• antmicro / renode
  Renode - virtual development tool for multinode embedded networks
  ☆30Updated this week
• Xilinx / yocto-manifests
  Repo Manifests for the Yocto Project Build System
  ☆30Updated last week
• arm-university / Introduction-to-SoC-Design-Education-Kit
  Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…
  ☆111Updated 3 months ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆195Updated 2 weeks ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆151Updated 7 months ago
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆47Updated 2 months ago
• ztachip / ztachip
  Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.
  ☆235Updated 3 months ago
• jacobfeder / axisfifo
  Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP
  ☆49Updated 3 years ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆251Updated last month
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆105Updated 2 months ago
• z4yx / petalinux-docker
  Dockerfile to build docker images with Petalinux (Tested on version 2018.3~2021.1)
  ☆114Updated 2 years ago
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆201Updated 2 years ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆267Updated 7 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆361Updated last month