Alternatives and similar repositories for meta-antmicro:

Users that are interested in meta-antmicro are comparing it to the libraries listed below

• antmicro / kenning
  ☆64Updated last week
• antmicro / kenning-pipeline-manager
  ☆20Updated this week
• antmicro / renode-test-action
  GitHub Action allowing to run tests in the Renode framework
  ☆18Updated last month
• antmicro / rdfm
  ☆26Updated last week
• antmicro / pyrenode3
  ☆25Updated this week
• ros-acceleration / community
  ROS 2 Hardware Acceleration Working Group community governance model & list of projects
  ☆64Updated last year
• antmicro / kria-k26-devboard
  Open source AMD Xilinx Kria UltraScale+ SoM baseboard
  ☆45Updated 2 months ago
• Xilinx / KRS
  The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the deve…
  ☆55Updated 4 months ago
• antmicro / grabthecam
  ☆18Updated last year
• antmicro / warp-pipe
  ☆15Updated 7 months ago
• edatasheets / digital-datasheets
  ☆12Updated 3 months ago
• antmicro / pyrav4l2
  Pythonic, Really Awesome V4L2 utility
  ☆20Updated last year
• micro-ROS / micro_ros_zephyr_module
  micro-ROS Zephyr module and sample code
  ☆64Updated 3 weeks ago
• hexdae / toolchains_riscv_gnu
  RISC-V bazel toolchains for GCC compilation
  ☆12Updated last year
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆135Updated 2 weeks ago
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆102Updated 9 months ago
• JdeRobot / FPGA-robotics
  Verilog library for developing robotics applications using FPGAs
  ☆68Updated 9 months ago
• ikwzm / ZynqMP-FPGA-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)
  ☆130Updated last year
• agoessling / rules_vivado
  Bazel rules for Xilinx Vivado
  ☆19Updated 2 years ago
• halfmanhalftaco / fpga-docker
  Tools for running FPGA vendor toolchains with Docker
  ☆75Updated last year
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆115Updated 4 months ago
• NikosDelijohn / Tethorax
  RISC V 32 bit Base ISA Implementation.
  ☆16Updated 10 months ago
• Xilinx / kria-vitis-platforms
  Kria Vitis platforms and overlays
  ☆98Updated last month
• pulp-platform / clic
  RISC-V fast interrupt controller
  ☆23Updated 2 weeks ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆156Updated last month
• openXC7 / toolchain-nix
  Nix flake for openXC7
  ☆34Updated 2 weeks ago
• OE4T / linux-tegra-5.10
  NVIDIA downstream Linux kernel for Jetson platforms in single-repo form, derived from L4T R35.x series BSP
  ☆26Updated 7 months ago
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆241Updated 11 months ago
• Xilinx / meta-xilinx
  Collection of Yocto Project layers to enable AMD Xilinx products
  ☆154Updated 3 weeks ago
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆32Updated last month