Alternatives and similar repositories for meta-antmicro:

Users that are interested in meta-antmicro are comparing it to the libraries listed below

• antmicro / kenning
  ☆61Updated this week
• antmicro / pyrav4l2
  Pythonic, Really Awesome V4L2 utility
  ☆20Updated last year
• antmicro / kenning-pipeline-manager
  ☆19Updated last week
• antmicro / rdfm
  ☆22Updated this week
• antmicro / grabthecam
  ☆18Updated last year
• antmicro / pyrenode3
  ☆24Updated 2 months ago
• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆127Updated this week
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆82Updated 3 weeks ago
• agoessling / rules_vivado
  Bazel rules for Xilinx Vivado
  ☆18Updated 2 years ago
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆113Updated 2 months ago
• antmicro / warp-pipe
  ☆14Updated 5 months ago
• Xilinx / KRS
  The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the deve…
  ☆52Updated 2 months ago
• wavedrom / vcdrom
  VCD viewer
  ☆84Updated 3 months ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆66Updated 2 months ago
• Xilinx / meta-xilinx
  Collection of Yocto Project layers to enable AMD Xilinx products
  ☆151Updated 3 weeks ago
• olofk / ipyxact
  Python-based IP-XACT parser
  ☆126Updated 8 months ago
• lucaceresoli / zynqmp-pmufw-builder
  A simple script to build a PMU firmware for Xilinx ZynqMP
  ☆33Updated last month
• OE4T / tegra-demo-distro
  Reference/demonstration distro for meta-tegra
  ☆89Updated this week
• antmicro / sargraph
  ☆12Updated 7 months ago
• hexdae / toolchains_riscv_gnu
  RISC-V bazel toolchains for GCC compilation
  ☆11Updated 10 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆280Updated 3 weeks ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆112Updated 2 months ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆75Updated 2 years ago
• antmicro / ctucanfd_ip_core
  CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU
  ☆17Updated 2 years ago
• antmicro / artix-dc-scm
  Experimental Xilinx Artix-7 driven Data Center Security Communication Module
  ☆48Updated last year
• Xilinx / kria-vitis-platforms
  Kria Vitis platforms and overlays
  ☆94Updated 3 weeks ago
• wyvernSemi / pcievhost
  PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities
  ☆92Updated 2 weeks ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆224Updated this week
• antmicro / lpddr4-test-board
  Experimental development board interfacing Xilinx Kintex-7 FPGA with LPDDR4 SDRAM
  ☆36Updated last year
• litex-hub / litex-boards
  LiteX boards files
  ☆388Updated this week