Alternatives and similar repositories for verilog_grapher:

Users that are interested in verilog_grapher are comparing it to the libraries listed below

• SubZer0811 / VLSI
  All the projects and assignments done as part of VLSI course.
  ☆18Updated 4 years ago
• thesrsakabuvttchi / VLIW
  This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…
  ☆16Updated 3 years ago
• andrsmllr / magic_vlsi_examples
  Some simple examples for the Magic VLSI physical chip layout tool.
  ☆29Updated 4 years ago
• Adhesh148 / BaBbLe
  A simple chat room application built using socket programming concepts and TCP protocol. The client-side UI is made using PyQt5.
  ☆9Updated 4 years ago
• vinayrayapati / iiitb_rv32i
  ☆13Updated 2 years ago
• ShonTaware / RISC-V_Core_4_Stage
  RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set
  ☆15Updated 4 years ago
• Rit-ctrl / Resources
  Resources
  ☆13Updated 3 years ago
• shariethernet / RPHAX
  RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…
  ☆18Updated 2 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆22Updated last year
• abhowmick22 / atpg-PODEM
  Automatic Test Pattern Generation using PODEM algorithm
  ☆13Updated 10 years ago
• amamory-verification / hw-formal-verif
  Hardware Formal Verification
  ☆15Updated 4 years ago
• yash-k99 / vsdsram
  Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM
  ☆19Updated 4 years ago
• google / bigspicy
  ☆41Updated 2 years ago
• muhammadaldacher / Layout-Design-for-an-8-bit-Microprocessor
  Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…
  ☆14Updated 4 years ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• ehw-fit / ariths-gen
  Generator of arithmetic circuits (multipliers, adders) and approximate circuits
  ☆33Updated 2 months ago
• kunalg123 / sky130RTLDesignAndSynthesisWorkshop
  ☆11Updated 2 years ago
• EDAPack / edapack
  Provides a packaged collection of open source EDA tools
  ☆12Updated 6 years ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆48Updated 2 years ago
• SubZer0811 / whatsapp-spambot
  A python sccript to spam a chat on whatsapp!
  ☆23Updated 4 years ago
• jianyicheng / HLS-benchmarks
  Benchmarks for High-Level Synthesis
  ☆10Updated 2 years ago
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆35Updated 2 years ago
• Nic30 / hwtHls
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆25Updated 5 months ago
• idea-fasoc / openfasoc-tapeouts
  Tapeouts done using OpenFASOC
  ☆11Updated last year
• The-OpenROAD-Project / ORAssistant
  OpenROAD's Chatbot Assistant
  ☆13Updated this week
• Anushar123 / vsdsram
  SRAM
  ☆8Updated 4 years ago
• cornell-brg / pymtl-tut-hls
  Tutorial for integrating PyMTL and Vivado HLS
  ☆18Updated 9 years ago
• shalan / AD_SAR_ADC
  Digital Standard Cells based SAR ADC
  ☆14Updated 3 years ago
• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆16Updated last week
• FPGA-Research / eFPGA---RTL-to-GDS-with-SKY130
  This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk
  ☆30Updated 3 years ago