SubZer0811 / verilog_grapherLinks
Graph your gate-level verilog code as a directed graph!
☆18Updated 4 years ago
Alternatives and similar repositories for verilog_grapher
Users that are interested in verilog_grapher are comparing it to the libraries listed below
Sorting:
- Routing Visualization for Physical Design☆19Updated 6 years ago
- Hardware Formal Verification☆15Updated 5 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆12Updated 8 months ago
- A tool for synthesizing Verilog programs☆99Updated last week
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated 2 weeks ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆18Updated 2 months ago
- CMake based hardware build system☆30Updated 2 weeks ago
- Convert C files into Verilog☆17Updated 6 years ago
- Pathfinder routing algorithm practice☆15Updated 8 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆13Updated 8 years ago
- ☆19Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 11 months ago
- ☆28Updated 7 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- EDA wiki☆53Updated 2 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆17Updated 2 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- ☆10Updated 3 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- Tools for working with circuits as graphs in python☆122Updated last year
- EDA Analytics Central☆16Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆93Updated 2 months ago