SubZer0811 / verilog_grapherLinks
Graph your gate-level verilog code as a directed graph!
☆18Updated 4 years ago
Alternatives and similar repositories for verilog_grapher
Users that are interested in verilog_grapher are comparing it to the libraries listed below
Sorting:
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆17Updated 4 years ago
- All the projects and assignments done as part of VLSI course.☆19Updated 4 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Updated 4 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆12Updated 11 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆41Updated 2 months ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Updated 4 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆12Updated 6 months ago
- Converting Boolean expressions to CMOS Circuits☆11Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Updated last year
- Routing Visualization for Physical Design☆19Updated 6 years ago
- Automatic Test Pattern Generation using PODEM algorithm☆13Updated 11 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- ☆27Updated 7 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆12Updated 2 years ago
- Power grid analysis☆19Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- Resources☆13Updated 3 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆30Updated 10 months ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆21Updated 6 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- RTL data structure☆51Updated this week
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆22Updated 7 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 3 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year