SubZer0811 / verilog_grapher
Graph your gate-level verilog code as a directed graph!
☆17Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for verilog_grapher
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆15Updated 3 years ago
- All the projects and assignments done as part of VLSI course.☆17Updated 4 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆27Updated 3 years ago
- A simple chat room application built using socket programming concepts and TCP protocol. The client-side UI is made using PyQt5.☆9Updated 4 years ago
- Resources☆13Updated 3 years ago
- A Live Timetable app using Vaadin Framework + MySQL backend☆7Updated last year
- Routing Visualization for Physical Design☆18Updated 5 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆23Updated 4 years ago
- Hardware Formal Verification☆15Updated 4 years ago
- Automatic Test Pattern Generation using PODEM algorithm☆13Updated 10 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆11Updated 10 years ago
- A python sccript to spam a chat on whatsapp!☆22Updated 4 years ago
- Benchmarks for High-Level Synthesis☆10Updated last year
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆14Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆43Updated last year
- Pathfinder routing algorithm practice☆12Updated 7 years ago
- ☆13Updated 2 years ago
- Python-based Verilog Parser (currently Netlist only)☆52Updated 7 years ago
- Provides a packaged collection of open source EDA tools☆12Updated 5 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Updated 3 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆28Updated last month
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆27Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated this week
- KLayout technology files for ASAP7 FinFET educational process☆18Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆33Updated last week
- Solution to COA LAB Assgn, IIT Kharagpur☆35Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆13Updated 7 years ago
- ☆20Updated 3 years ago