Alternatives and similar repositories for remote-debug-for-intel-fpga:

Users that are interested in remote-debug-for-intel-fpga are comparing it to the libraries listed below

• ben-marshall / verilog-doc
  A basic documentation generator for Verilog, similar to Doxygen.
  ☆11Updated 8 years ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆59Updated last year
• accellera-official / cci
  SystemC Configuration, Control and Inspection (CCI)
  ☆16Updated 10 months ago
• giuseppedongiovanni / nvme_comp_storage
  Computational Storage Device based on the open source project OpenSSD.
  ☆22Updated 4 years ago
• kole-huang / picorv32_soc
  picorv32_soc, simulation env, FPGA, boot code, RTOS
  ☆15Updated 6 years ago
• antmicro / renode-verilator-integration
  This repository contains sample code integrating Renode with Verilator
  ☆19Updated last week
• ben-marshall / verilog-dot
  A simple dot file / graph generator for Verilog syntax trees.
  ☆22Updated 8 years ago
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆34Updated 5 months ago
• timurkelin / simsimd
  Development and simulation framework for Application Specific Vector Processor
  ☆13Updated 5 years ago
• jck / riscv
  ☆19Updated last year
• mwrnd / innova2_xcku15p_ddr4_bram_gpio
  XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA
  ☆18Updated last year
• Xilinx / pcie-model
  PCI Express controller model
  ☆55Updated 2 years ago
• maltevesper / JetStream-driver
  ☆14Updated 8 years ago
• waviousllc / wav-lpddr-sw
  Wavious DDR (WDDR) Physical interface (PHY) Software
  ☆20Updated 3 years ago
• OpenCAPI / OpenCAPI3.0_Client_RefDesign
  An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development
  ☆13Updated 2 years ago
• Elrori / 4096bit-IDDMM-Verilog
  4096bit Iterative digit-digit Montgomery Multiplication in Verilog
  ☆17Updated 3 years ago
• os-fpga / IP_Catalog
  IP Catalog for Raptor.
  ☆12Updated 4 months ago
• CospanDesign / python-pci
  Python interface to PCIE
  ☆39Updated 6 years ago
• erinadreno / list_of_Xilinx_FPGAs
  ☆26Updated 7 months ago
• vlotnik / uvm_modem
  UVM components for DSP tasks (MODulation/DEModulation)
  ☆14Updated 3 years ago
• maltevesper / JetStream-hardware
  ☆22Updated 8 years ago
• zylin / Verilog_VCD
  https://pypi.python.org/pypi/Verilog_VCD
  ☆23Updated 8 years ago
• jjyy-Huang / SpinalHDL-ethernet
  ☆17Updated 2 years ago
• briansune / USB-PD-3.1-Verilog
  USB-PD-3.1-Verilog
  ☆13Updated last year
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆59Updated last year
• hellgate202 / crc_calc
  Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
  ☆13Updated 6 years ago
• accellera-official / systemc-common-practices
  SystemC Common Practices (SCP)
  ☆27Updated 4 months ago
• mattvenn / logo-to-gds2
  ☆18Updated 2 years ago
• OpenBanboo / High-Performance-ALU
  RTL Design and Implementation of High Performance Algorithm Logic Units
  ☆15Updated 5 years ago
• vmunoz82 / sudoku-challenge
  Solving Sudokus using open source formal verification tools
  ☆16Updated 2 years ago