jpt13653903 / tree-sitter-vhdlLinks
A VHDL parser for syntax highlighting.
☆16Updated this week
Alternatives and similar repositories for tree-sitter-vhdl
Users that are interested in tree-sitter-vhdl are comparing it to the libraries listed below
Sorting:
- VHDL Language Support for VSCode☆67Updated 5 months ago
- A fast VHDL language server and analysis library written in Rust☆422Updated 3 weeks ago
- Language server based on ghdl☆97Updated 3 months ago
- A SystemVerilog Language Server☆182Updated 5 months ago
- SystemVerilog linter☆356Updated last month
- ☆119Updated last year
- Repurposing existing HDL tools to help writing better code☆217Updated last year
- SystemVerilog grammar for tree-sitter☆108Updated 9 months ago
- Package manager and build system for VHDL, Verilog, and SystemVerilog☆56Updated this week
- SystemVerilog language server☆525Updated this week
- SystemVerilog tree-sitter grammar☆30Updated this week
- Simple parser for extracting VHDL documentation☆71Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆449Updated 6 months ago
- A dependency management tool for hardware projects.☆319Updated last month
- Style guide enforcement for VHDL☆217Updated this week
- A simple digital waveform viewer with vi-like key bindings.☆141Updated 6 months ago
- Tools based upon slang for language server purpose☆15Updated this week
- VHDL grammar for tree-sitter☆31Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated this week
- A command-line tool for displaying vcd waveforms.☆59Updated last year
- Control and status register code generator toolchain☆143Updated last week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆83Updated last week
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- WAL enables programmable waveform analysis.☆155Updated 3 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆62Updated 7 months ago
- HDL symbol generator☆194Updated 2 years ago
- SystemVerilog/Verilog support for vscode☆33Updated 4 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆44Updated 7 months ago
- Streaming based VHDL parser.☆84Updated last year