Alternatives and similar repositories for tree-sitter-vhdl

Users that are interested in tree-sitter-vhdl are comparing it to the libraries listed below

• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆67Updated 3 months ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆100Updated 7 months ago
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆94Updated last month
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆175Updated 2 months ago
• imc-trading / svlangserver
  ☆112Updated last year
• dalance / svlint
  SystemVerilog linter
  ☆350Updated last week
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆139Updated 3 months ago
• VHDL-LS / rust_hdl
  ☆410Updated last month
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆70Updated last week
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆59Updated last year
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆154Updated 3 weeks ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆130Updated this week
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year
• gmlarumbe / tree-sitter-systemverilog
  SystemVerilog tree-sitter grammar
  ☆22Updated this week
• chaseruskin / orbit
  Package manager and build system for VHDL, Verilog, and SystemVerilog
  ☆47Updated last month
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆210Updated last year
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆187Updated 2 weeks ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆48Updated 3 weeks ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆83Updated this week
• pieter3d / simview
  ☆79Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆144Updated last month
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆44Updated 5 months ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 4 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆220Updated this week
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆79Updated 2 years ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆199Updated 3 months ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆444Updated 3 months ago
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆114Updated 8 months ago
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆54Updated last week