A VHDL parser for syntax highlighting.
☆26Oct 24, 2026Updated 2 weeks ago
Alternatives and similar repositories for tree-sitter-vhdl
Users that are interested in tree-sitter-vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- A fast VHDL language server and analysis library written in Rust☆517Updated this week
- ☆20Updated this week
- VHDL Language support for Zed editor☆15Sep 29, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An abstract model of EDA tool projects.☆14Nov 4, 2026Updated last week
- The open-source Agentic Development Environment (ADE) for FPGA/ASIC work☆25Updated this week
- A component library generator for KiCad☆10Dec 9, 2020Updated 5 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- Faust grammar for tree-sitter. Available in nvim-treesitter with `TSInstall faust`.☆11Jul 11, 2026Updated 4 months ago
- vhdl related contents☆11Apr 27, 2020Updated 6 years ago
- SystemVerilog tree-sitter grammar☆60Oct 21, 2026Updated 3 weeks ago
- Quartus II installation tutorial for Debian-based Linux distros☆32May 24, 2020Updated 6 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- OSVVM Ethernet Library☆10Oct 9, 2026Updated last month
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated last year
- Wavedrom Major Mode for Emacs☆13Sep 15, 2026Updated last month
- SystemVerilog grammar for tree-sitter☆124Sep 13, 2026Updated last month
- ☆15Updated this week
- Emacs Verilog Tree-sitter Major-mode☆12Oct 21, 2026Updated 3 weeks ago
- Deep Reinforcement Learning with Evolutionary Optimization☆13Nov 1, 2026Updated last week
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Compute factorials in Rust☆13Aug 4, 2026Updated 3 months ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 6 years ago
- Use off-side syntax (indent instead of braces, like in Python) to write Rust!☆10Jun 26, 2019Updated 7 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆16Oct 4, 2026Updated last month
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Streaming based VHDL parser.☆86Oct 26, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Style guide enforcement for VHDL☆258Updated this week
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 9 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- Multi-function, universal, fixed-point CORDIC☆16Feb 20, 2022Updated 4 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆15Nov 2, 2026Updated last week
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 4 months ago
- VHDL synthesis (based on ghdl)☆371Nov 2, 2026Updated last week
Are these results useful?