jpt13653903 / tree-sitter-vhdl

Related projects ⓘ

Alternatives and complementary repositories for tree-sitter-vhdl

• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆53Updated 2 months ago
• gmlarumbe / tree-sitter-systemverilog
  Rewrite of tree-sitter-verilog
  ☆15Updated last month
• dalance / svlint
  SystemVerilog linter
  ☆317Updated 2 months ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆93Updated last week
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆193Updated 5 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆134Updated 3 months ago
• imc-trading / svlangserver
  ☆100Updated 6 months ago
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆91Updated 11 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆202Updated last week
• dalance / svls
  SystemVerilog language server
  ☆466Updated last week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆409Updated 2 weeks ago
• VHDL-LS / rust_hdl
  ☆346Updated 2 months ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆192Updated last week
• kevinpt / symbolator
  HDL symbol generator
  ☆185Updated last year
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆105Updated 2 months ago
• olofk / ipyxact
  Python-based IP-XACT parser
  ☆125Updated 5 months ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆62Updated last year
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆41Updated 8 months ago
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆37Updated this week
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆70Updated 4 months ago
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆76Updated 2 years ago
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆50Updated 2 months ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆22Updated last year
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆42Updated 8 months ago
• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆119Updated this week
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆99Updated this week
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆74Updated 2 years ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆46Updated this week
• pieter3d / simview
  ☆76Updated 8 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆138Updated last month