Alternatives and similar repositories for tree-sitter-vhdl

Users that are interested in tree-sitter-vhdl are comparing it to the libraries listed below

• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆70Updated 8 months ago
• gmlarumbe / tree-sitter-systemverilog
  SystemVerilog tree-sitter grammar
  ☆42Updated last month
• VHDL-LS / rust_hdl
  A fast VHDL language server and analysis library written in Rust
  ☆440Updated last week
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆187Updated 7 months ago
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆102Updated 6 months ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆111Updated last year
• imc-trading / svlangserver
  ☆125Updated last week
• dalance / svlint
  SystemVerilog linter
  ☆368Updated 3 weeks ago
• chaseruskin / orbit
  Package manager and build system for VHDL, Verilog, and SystemVerilog
  ☆57Updated this week
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆217Updated last year
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆65Updated last year
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆102Updated 2 weeks ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆230Updated 3 weeks ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆453Updated 3 weeks ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆336Updated this week
• dalance / svls
  SystemVerilog language server
  ☆551Updated 3 weeks ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆143Updated 8 months ago
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 3 years ago
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆72Updated last year
• suzizecat / slang-lsp-tools
  Tools based upon slang for language server purpose
  ☆20Updated 2 weeks ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆65Updated 10 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆238Updated 2 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆153Updated 2 weeks ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆187Updated last week
• VUnit / vunit_action
  VUnit GitHub action
  ☆19Updated 4 years ago
• SkyworksSolutionsInc / fplib
  Fixed point math library for SystemVerilog
  ☆39Updated last year
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆161Updated 2 weeks ago
• kevinpt / symbolator
  HDL symbol generator
  ☆197Updated 2 years ago
• Jacajack / hdl
  A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
  ☆22Updated 8 months ago