Alternatives and similar repositories for tree-sitter-vhdl

Users that are interested in tree-sitter-vhdl are comparing it to the libraries listed below

• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆68Updated 6 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆184Updated 6 months ago
• VHDL-LS / rust_hdl
  A fast VHDL language server and analysis library written in Rust
  ☆431Updated 2 months ago
• gmlarumbe / tree-sitter-systemverilog
  SystemVerilog tree-sitter grammar
  ☆38Updated this week
• dalance / svlint
  SystemVerilog linter
  ☆360Updated last month
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆108Updated 11 months ago
• imc-trading / svlangserver
  ☆120Updated last year
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆100Updated 5 months ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆217Updated last year
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆225Updated last week
• dalance / svls
  SystemVerilog language server
  ☆539Updated last week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆451Updated 7 months ago
• chaseruskin / orbit
  Package manager and build system for VHDL, Verilog, and SystemVerilog
  ☆57Updated last week
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆62Updated last year
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆327Updated last week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆90Updated last month
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆234Updated last month
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆143Updated 7 months ago
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆72Updated last year
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆246Updated last year
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• kevinpt / symbolator
  HDL symbol generator
  ☆195Updated 2 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆156Updated 4 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆149Updated last week
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆64Updated 9 months ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆427Updated last month
• VUnit / vunit_action
  VUnit GitHub action
  ☆19Updated 4 years ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆64Updated 3 weeks ago