intel / aji_openocd
A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the ARM HPS. It will be relaxed in future release. Requires libaji_client (https://github.com/intel/libaji_client).
☆11Updated last month
Related projects: ⓘ
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆19Updated last month
- Side channel communication test within an FPGA☆11Updated 4 years ago
- An FPGA/PCI Device Reference Platform☆29Updated 3 years ago
- JTAG Hardware Abstraction Library☆36Updated 10 months ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 2 years ago
- PCIe analyzer experiments☆43Updated 4 years ago
- VexRiscV system with GDB-Server in Hardware☆20Updated last year
- Tool for decoding mask programmed PLAs from die shots☆21Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Using VexRiscv without installing Scala☆34Updated 2 years ago
- LiteX LUNA USB stack integration☆12Updated 2 years ago
- Small footprint and configurable SPI core☆38Updated this week
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- My KiCAD libraries☆15Updated last month
- a small simple slow serial FPGA core☆16Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 4 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆19Updated 2 years ago
- 妖刀夢渡☆55Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- ☆42Updated 5 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- ice40 USB Analyzer☆57Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated 10 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆51Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆53Updated 3 months ago
- IP submodules, formatted for easier CI integration☆27Updated 9 months ago
- Simplified environment for litex☆13Updated 3 years ago