intel / aji_openocd
A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the ARM HPS. It will be relaxed in future release. Requires libaji_client (https://github.com/intel/libaji_client).
☆11Updated 3 months ago
Alternatives and similar repositories for aji_openocd:
Users that are interested in aji_openocd are comparing it to the libraries listed below
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆19Updated 3 months ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 3 years ago
- VexRiscV system with GDB-Server in Hardware☆20Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- GDB server to debug CPU simulation waveform traces☆41Updated 2 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆27Updated 4 years ago
- PCIe analyzer experiments☆45Updated 4 years ago
- Virtual development board for HDL design☆39Updated last year
- LiteX LUNA USB stack integration☆14Updated 2 years ago
- Tool for decoding mask programmed PLAs from die shots☆21Updated 4 years ago
- Waveform Generator☆11Updated 2 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- Dual RISC-V DISC with integrated eFPGA☆15Updated 3 years ago
- ☆33Updated 2 years ago
- ☆15Updated 3 weeks ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- a small simple slow serial FPGA core☆16Updated 3 years ago
- Side channel communication test within an FPGA☆11Updated 4 years ago
- ☆36Updated 2 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆32Updated 6 years ago
- Experiments with Yosys cxxrtl backend☆47Updated 11 months ago