A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the ARM HPS. It will be relaxed in future release. Requires libaji_client (https://github.com/intel/libaji_client).
☆13Aug 18, 2025Updated 7 months ago
Alternatives and similar repositories for aji_openocd
Users that are interested in aji_openocd are comparing it to the libraries listed below
Sorting:
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆20Aug 18, 2025Updated 7 months ago
- bil verification tool☆12Jun 30, 2022Updated 3 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Small example demonstrating overlay windows with accessibility service on Android.☆10Apr 22, 2021Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- Tool for decoding mask programmed PLAs from die shots☆22Jun 16, 2020Updated 5 years ago
- Website!☆10Aug 29, 2020Updated 5 years ago
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆16Jul 16, 2025Updated 8 months ago
- Command line language server protocol client (LSPC)☆11Jul 31, 2018Updated 7 years ago
- ☆11Jul 6, 2024Updated last year
- RiscV based SOC for Qmtech Artix A7-200 board. Includes nekoRv: RISC-V 32 IM Zicsr core. And yes, it runs DOOM :)☆21Jan 13, 2025Updated last year
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆10Feb 11, 2020Updated 6 years ago
- DCZia Defcon27 Laser Theremin Synthesizer Badge - 2019☆11Aug 9, 2019Updated 6 years ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated last week
- Open Source AES☆31Oct 6, 2025Updated 5 months ago
- ☆14Sep 14, 2020Updated 5 years ago
- A VHDL implementation of an Ethernet MAC☆16Aug 13, 2012Updated 13 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 3 years ago
- Bluetooth "TOMU" board☆16Apr 4, 2023Updated 2 years ago
- Blender application template simulating degrees of freedom in a focused ion beam system☆10Sep 3, 2021Updated 4 years ago
- ☆16Jul 10, 2020Updated 5 years ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated 6 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆41Mar 14, 2026Updated last week
- The LATENTPACKET network infrastructure platform☆28May 31, 2025Updated 9 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Jul 28, 2025Updated 7 months ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated 11 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 2 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- ☆16Sep 14, 2023Updated 2 years ago
- ☆13Feb 8, 2025Updated last year
- OpenGL rendering to LED panels on Raspberry Pi☆16Feb 7, 2020Updated 6 years ago
- A very simple single cycle and multi cycle MIPS CPU design written in VHDL. The design explained in detail.☆11Jul 6, 2019Updated 6 years ago
- Future home of our DC28 badge☆15Oct 23, 2020Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last month
- Interactive assembly mode for emacs☆14Oct 23, 2017Updated 8 years ago
- ☆14Jul 22, 2020Updated 5 years ago
- Github Action to run Dockle and report in workflows, pipeline and PR's☆14Feb 26, 2026Updated 3 weeks ago
- A tool for analyzing and spotting mesh intersections.☆19Apr 22, 2019Updated 6 years ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆28Nov 24, 2020Updated 5 years ago