intel / aji_openocdLinks
A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the ARM HPS. It will be relaxed in future release. Requires libaji_client (https://github.com/intel/libaji_client).
☆13Updated 4 months ago
Alternatives and similar repositories for aji_openocd
Users that are interested in aji_openocd are comparing it to the libraries listed below
Sorting:
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆20Updated 4 months ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 4 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 5 years ago
- VexRiscV system with GDB-Server in Hardware☆21Updated 2 years ago
- Tool for decoding mask programmed PLAs from die shots☆22Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- JTAG Hardware Abstraction Library☆37Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28Updated 2 years ago
- ice40 USB Analyzer☆57Updated 5 years ago
- ☆54Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆33Updated 4 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆89Updated 10 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- 妖刀夢渡☆63Updated 6 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Updated 7 years ago
- Miscellaneous ULX3S examples (advanced)☆82Updated 6 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆35Updated last month
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- PCIe analyzer experiments☆63Updated 5 years ago
- Exploring gate level simulation☆59Updated 8 months ago
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆43Updated 6 years ago
- FPGA ULX2/3 JTAG programmer☆41Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 7 months ago