intel / aji_openocdLinks
A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the ARM HPS. It will be relaxed in future release. Requires libaji_client (https://github.com/intel/libaji_client).
☆12Updated 3 weeks ago
Alternatives and similar repositories for aji_openocd
Users that are interested in aji_openocd are comparing it to the libraries listed below
Sorting:
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆19Updated 3 weeks ago
- An FPGA/PCI Device Reference Platform☆30Updated 4 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- Tool for decoding mask programmed PLAs from die shots☆22Updated 5 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆68Updated 11 months ago
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 4 years ago
- 妖刀夢渡☆60Updated 6 years ago
- PCIe analyzer experiments☆61Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 8 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆26Updated 2 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Updated 7 years ago
- ☆53Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- Exploring gate level simulation☆58Updated 4 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆185Updated 3 months ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- open-source logic analyzer for FPGAs☆98Updated 7 years ago
- Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces☆26Updated last year
- JTAG reverse engineering software for FTDI compatible cables☆53Updated 10 years ago
- ice40 USB Analyzer☆58Updated 5 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆99Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- ☆44Updated 6 months ago