intel / aji_openocdLinks
A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the ARM HPS. It will be relaxed in future release. Requires libaji_client (https://github.com/intel/libaji_client).
☆13Updated 4 months ago
Alternatives and similar repositories for aji_openocd
Users that are interested in aji_openocd are comparing it to the libraries listed below
Sorting:
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆20Updated 4 months ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 5 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- JTAG Hardware Abstraction Library☆37Updated 2 years ago
- ☆53Updated 3 years ago
- Tool for decoding mask programmed PLAs from die shots☆22Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- 妖刀夢渡☆63Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- VexRiscV system with GDB-Server in Hardware☆21Updated 2 years ago
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28Updated 2 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- sample VCD files☆39Updated this week
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆43Updated last year
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- ☆44Updated 9 months ago
- Simplified environment for litex☆14Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year