intel / aji_openocdLinks
A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the ARM HPS. It will be relaxed in future release. Requires libaji_client (https://github.com/intel/libaji_client).
☆12Updated 9 months ago
Alternatives and similar repositories for aji_openocd
Users that are interested in aji_openocd are comparing it to the libraries listed below
Sorting:
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆19Updated 9 months ago
- Tool for decoding mask programmed PLAs from die shots☆21Updated 4 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- An FPGA reverse engineering and documentation project☆47Updated this week
- Simulation VCD waveform viewer, using old Motif UI☆26Updated 2 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- VexRiscV system with GDB-Server in Hardware☆21Updated last year
- Program to scan for malicious FPGA designs.☆14Updated 4 years ago
- PCIe analyzer experiments☆52Updated 5 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- LiteX LUNA USB stack integration☆14Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆65Updated 7 months ago
- VHDL grammar for tree-sitter☆31Updated last year
- The open-source Zynq 7000 BSP generator for openXC7☆36Updated 4 months ago
- Open source Logic Analyzer based on LiteX SoC☆25Updated last month
- ☆50Updated 2 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- Some materials and sample source for RV32 OS projects.☆22Updated 3 years ago
- Small footprint and configurable SPI core☆42Updated last week
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆20Updated 3 years ago